JezK
Edit File: adsp_dtb.mbn
ELF ( 8�4 4 � 8� 8� � � � H H � �� w 8 2 ( D� 1� qcom,hawi qcom,hawi board-id ,default_process-hawi-1.0-adsp 6 � soc @ � glink qcom,glink ` H proc-info X xport-smem-config edge-01 ] i @ s | � N edge-02 ] i @ s | � N edge-03 ] i s | 9 � N edge-04 ] i @ s | � N edge-05 ] i s | A � N xport-qmp-config edge-01 �aop_adsp ] � � � | � � @ ipc_router qcom,ipc_router proc-info adsp devcfg-glink-xals edge-01 SMEM apss #IPCRTR + 3� < G � � � edge-02 SMEM mpss #IPCRTR + 3� < G � � � edge-03 SMEM cdsp #IPCRTR + 3� < G � � � edge-04 SMEM qecp #IPCRTR + 3� < G � � � devcfg-mhi-xals edge-01 MHI wpss O 2 Z 3 smp2p qcom,smp2p proc-info e m t smp2p-interrupts intr-01 � � � intr-02 � � � smem qcom,smem �CORE_TOP_CSR �� � P ` � ipcc qcom,ipcc ipcc@1103000 qcom,ipcc-protocol � � �MPROC � � y D ! " # : - . 9 A @ � ipcc@11c1000 qcom,ipcc-protocol � � �COMPUTE_L0 � � N D ! " # / 9 - . @ � ipcc@1281000 qcom,ipcc-protocol � � �COMPUTE_L1 � � � D ! " # / 9 - . @ � ipcc@1341000 qcom,ipcc-protocol � � �PERIPH � � � @ ! " # - B C D E F G @ � ipcc@1401000 qcom,ipcc-protocol � � �FENCE � � � d ! " # / 9 � � � � � � � � - . @ � ipcc_legacy@7088004 � @ � ipcc_legacy_sdc qcom,ipcc-legacy $ � � � 8 9 : ; + � @ timetick timer@70a2000 qcom,timetick � 4SystemTimer ?$� J T @ � timer@70a3000 qcom,timetick � 0 4WakeUpTimer ?$� J T @ � pinctrl@f100000 qcom,hawi-pinctrl qcom,pinctrl � � d � k q � � � � > O V B u � � } P �summary directconn0 directconn1 directconn2 directconn3 directconn4 directconn5 � �GPIOINTADSP @ � ibi_i3c_qup1_se4_scl � % @ ibi_i3c_qup1_se4_sda � $ @ ibi_i3c_qup1_se7_scl � = @ # ibi_i3c_qup1_se7_sda � < @ " ibi_i3c_qup2_se0_scl � @ ) ibi_i3c_qup2_se0_sda � @ ( ibi_i3c_qup2_se1_scl � @ / ibi_i3c_qup2_se1_sda � @ . ibi_i3c_qup3_se1_scl � @ E ibi_i3c_qup3_se1_sda � @ D ibi_i3c_qup3_se2_scl � @ K ibi_i3c_qup3_se2_sda � @ J ibi_i3c_qup4_se0_scl � 1 @ ] ibi_i3c_qup4_se0_sda � 0 @ \ ibi_i3c_qup4_se1_scl � @ c ibi_i3c_qup4_se1_sda � @ b ibi_i3c_qup4_se2_scl � ! @ i ibi_i3c_qup4_se2_sda � @ h qup1_se0_l0 � P @ qup1_se0_l1 � S @ qup1_se0_l2 � R @ qup1_se0_l3 � Q @ qup1_se1_l0 � J @ qup1_se1_l1 � K @ qup1_se1_l2 � L @ qup1_se1_l3 � M @ qup1_se2_l0 � ( @ qup1_se2_l1 � ) @ qup1_se2_l2 � * @ qup1_se2_l3 � + @ qup1_se2_l4 � � @ � qup1_se2_l5 � � @ � qup1_se2_l6 � � @ � qup1_se3_l0 � , @ qup1_se3_l1 � - @ qup1_se3_l2 � . @ qup1_se3_l3 � / @ qup1_se4_l0 � $ @ qup1_se4_l1 � % @ qup1_se4_l2 � & @ qup1_se4_l3 � ' @ qup1_se5_l0 � 4 @ qup1_se5_l1 � 5 @ qup1_se5_l2 � 6 @ qup1_se5_l3 � 7 @ qup1_se6_l0 � 8 @ qup1_se6_l1 � 9 @ qup1_se6_l2 � : @ qup1_se6_l3 � ; @ qup1_se7_l0 � < @ qup1_se7_l1 � = @ ! qup1_se7_l2 � > @ $ qup1_se7_l3 � ? @ % qup2_se0_l0 � @ & qup2_se0_l1 � @ ' qup2_se0_l2 � @ * qup2_se0_l3 � @ + qup2_se1_l0 � @ , qup2_se1_l1 � @ - qup2_se1_l2 � @ 0 qup2_se1_l3 � @ 1 qup2_se2_l0 � u @ 2 qup2_se2_l1 � v @ 3 qup2_se2_l2 � w @ 4 qup2_se2_l3 � x @ 5 qup2_se3_l0 � z @ 6 qup2_se3_l1 � { @ 7 qup2_se3_l2 � | @ 8 qup2_se3_l3_mira � } @ 9 qup2_se3_l3_mirb � a @ � qup2_se4_l0 � � @ : qup2_se4_l1 � � @ ; qup2_se4_l2 � � @ < qup2_se4_l3 � � @ = qup3_se0_l0 � @ @ > qup3_se0_l1 � A @ ? qup3_se0_l2 � @ @ @ qup3_se0_l3 � A @ A qup3_se1_l0 � @ B qup3_se1_l1 � @ C qup3_se1_l2 � @ F qup3_se1_l3 � @ G qup3_se1_l4 � @ � qup3_se1_l5 � @ � qup3_se1_l6 � @ � qup3_se2_l0 � @ H qup3_se2_l1 � @ I qup3_se2_l2 � @ L qup3_se2_l3 � @ M qup3_se3_l0 � @ N qup3_se3_l1 � @ O qup3_se3_l2 � @ P qup3_se3_l3 � @ Q qup3_se4_l0 � @ R qup3_se4_l1 � @ S qup3_se4_l2 � @ T qup3_se4_l3 � @ U qup3_se5_l0 � @ V qup3_se5_l1 � @ W qup3_se5_l2 � @ X qup3_se5_l3 � @ Y qup4_se0_l0 � 0 @ Z qup4_se0_l1 � 1 @ [ qup4_se0_l2 � 2 @ ^ qup4_se0_l3 � 3 @ _ qup4_se1_l0 � @ ` qup4_se1_l1 � @ a qup4_se1_l2 � @ d qup4_se1_l3 � @ e qup4_se2_l0 � @ f qup4_se2_l1 � ! @ g qup4_se2_l2 � " @ j qup4_se2_l3 � # @ k qup4_se3_l0 � y @ l qup4_se3_l1 � T @ m qup4_se3_l2 � y @ n qup4_se3_l3_mira � T @ o qup4_se3_l3_mirb � b @ � qup4_se4_l0 � � @ p qup4_se4_l1 � � @ q qup4_se4_l2 � � @ r qup4_se4_l3_mira � � @ s qup4_se4_l3_mirb � X @ � top_qup1_se0_i2c_active � � � @ top_qup1_se0_i2c_sleep � � � @ top_qup1_se0_spi_active � X X X X @ top_qup1_se0_spi_sleep � � ! � ! � ! � ! @ top_qup1_se0_uart_active � � � � � @ top_qup1_se0_uart_sleep � � � � � @ top_qup1_se1_i2c_active � � � @ top_qup1_se1_i2c_sleep � � � @ top_qup1_se1_spi_active � X X X X @ top_qup1_se1_spi_sleep � � ! � ! � ! � ! @ top_qup1_se1_uart_active � � � � � @ top_qup1_se1_uart_sleep � � � � � @ top_qup1_se2_i2c_active � � � @ top_qup1_se2_i2c_sleep � � � @ top_qup1_se2_spi_active � X X X X @ top_qup1_se2_spi_sleep � � ! � ! � ! � ! @ top_qup1_se2_uart_active � � � � � @ top_qup1_se2_uart_sleep � � � � � @ top_qup1_se3_i2c_active � � � @ top_qup1_se3_i2c_sleep � � � @ top_qup1_se3_spi_active � X X X X @ top_qup1_se3_spi_sleep � � ! � ! � ! � ! @ ! top_qup1_se3_uart_active � � � � � @ " top_qup1_se3_uart_sleep � � � � � @ # top_qup1_se4_i2c_active � � � @ $ top_qup1_se4_i2c_sleep � � � @ % top_qup1_se4_i3c_active � � � @ & top_qup1_se4_i3c_sleep � � ! � ! @ ' top_qup1_se4_i3c_ibi_active � � � @ ( top_qup1_se4_i3c_ibi_sleep � � ! � ! @ ) top_qup1_se4_spi_active � X X X X @ * top_qup1_se4_spi_sleep � � ! � ! � ! � ! @ + top_qup1_se4_uart_active � � � � � @ , top_qup1_se4_uart_sleep � � � � � @ - top_qup1_se5_i2c_active � � � @ . top_qup1_se5_i2c_sleep � � � @ / top_qup1_se5_spi_active � X X X X @ 0 top_qup1_se5_spi_sleep � � ! � ! � ! � ! @ 1 top_qup1_se5_uart_active � � � � � @ 2 top_qup1_se5_uart_sleep � � � � � @ 3 top_qup1_se6_i2c_active � � � @ 4 top_qup1_se6_i2c_sleep � � � @ 5 top_qup1_se6_spi_active � X X X X @ 6 top_qup1_se6_spi_sleep � � ! � ! � ! � ! @ 7 top_qup1_se6_uart_active � � � � � @ 8 top_qup1_se6_uart_sleep � � � � � @ 9 top_qup1_se7_i2c_active � � ! � @ : top_qup1_se7_i2c_sleep � � ! � @ ; top_qup1_se7_i3c_active � � ! � @ < top_qup1_se7_i3c_sleep � � ! ! � ! @ = top_qup1_se7_i3c_ibi_active � " � # � @ > top_qup1_se7_i3c_ibi_sleep � " � ! # � ! @ ? top_qup1_se7_spi_active � X !X $X %X @ @ top_qup1_se7_spi_sleep � � ! ! � ! $ � ! % � ! @ A top_qup1_se7_uart_active � � ! � $ � % � @ B top_qup1_se7_uart_sleep � � ! � $ � % � @ C top_qup2_se0_i2c_active � & � ' � @ D top_qup2_se0_i2c_sleep � & � ' � @ E top_qup2_se0_i3c_active � & � ' � @ F top_qup2_se0_i3c_sleep � & � ! ' � ! @ G top_qup2_se0_i3c_ibi_active � ( � ) � @ H top_qup2_se0_i3c_ibi_sleep � ( � ! ) � ! @ I top_qup2_se0_spi_active � &X 'X *X +X @ J top_qup2_se0_spi_sleep � & � ! ' � ! * � ! + � ! @ K top_qup2_se0_uart_active � & � ' � * � + � @ L top_qup2_se0_uart_sleep � & � ' � * � + � @ M top_qup2_se1_i2c_active � , � - � @ N top_qup2_se1_i2c_sleep � , � - � @ O top_qup2_se1_i3c_active � , � - � @ P top_qup2_se1_i3c_sleep � , � ! - � ! @ Q top_qup2_se1_i3c_ibi_active � . � / � @ R top_qup2_se1_i3c_ibi_sleep � . � ! / � ! @ S top_qup2_se1_spi_active � ,X -X 0X 1X @ T top_qup2_se1_spi_sleep � , � ! - � ! 0 � ! 1 � ! @ U top_qup2_se1_uart_active � , � - � 0 � 1 � @ V top_qup2_se1_uart_sleep � , � - � 0 � 1 � @ W top_qup2_se2_i2c_active � 2 � 3 � @ X top_qup2_se2_i2c_sleep � 2 � 3 � @ Y top_qup2_se2_spi_active � 2X 3X 4X 5X @ Z top_qup2_se2_spi_sleep � 2 � ! 3 � ! 4 � ! 5 � ! @ [ top_qup2_se2_uart_active � 2 � 3 � 4 � 5 � @ \ top_qup2_se2_uart_sleep � 2 � 3 � 4 � 5 � @ ] top_qup2_se3_i2c_active � 6 � 7 � @ ^ top_qup2_se3_i2c_sleep � 6 � 7 � @ _ top_qup2_se3_spi_active � 6X 7X 8X 9X @ ` top_qup2_se3_spi_sleep � 6 � ! 7 � ! 8 � ! 9 � ! @ a top_qup2_se3_uart_active � 6 � 7 � 8 � 9 � @ b top_qup2_se3_uart_sleep � 6 � 7 � 8 � 9 � @ c top_qup2_se4_i2c_active � : � ; � @ d top_qup2_se4_i2c_sleep � : � ; � @ e top_qup2_se4_spi_active � :X ;X <X =X @ f top_qup2_se4_spi_sleep � : � ! ; � ! < � ! = � ! @ g top_qup2_se4_uart_active � : � ; � < � = � @ h top_qup2_se4_uart_sleep � : � ; � < � = � @ i top_qup3_se0_i2c_active � > � ? � @ j top_qup3_se0_i2c_sleep � > � ? � @ k top_qup3_se0_spi_active � >X ?X @X AX @ l top_qup3_se0_spi_sleep � > � ! ? � ! @ � ! A � ! @ m top_qup3_se0_uart_active � > � ? � @ � A � @ n top_qup3_se0_uart_sleep � > � ? � @ � A � @ o top_qup3_se1_i2c_active � B � C � @ p top_qup3_se1_i2c_sleep � B � C � @ q top_qup3_se1_i3c_active � B � C � @ r top_qup3_se1_i3c_sleep � B � ! C � ! @ s top_qup3_se1_i3c_ibi_active � D � E � @ t top_qup3_se1_i3c_ibi_sleep � D � ! E � ! @ u top_qup3_se1_spi_active � BX CX FX GX @ v top_qup3_se1_spi_sleep � B � ! C � ! F � ! G � ! @ w top_qup3_se1_uart_active � B � C � F � G � @ x top_qup3_se1_uart_sleep � B � C � F � G � @ y top_qup3_se2_i2c_active � H � I � @ z top_qup3_se2_i2c_sleep � H � I � @ { top_qup3_se2_i3c_active � H � I � @ | top_qup3_se2_i3c_sleep � H � ! I � ! @ } top_qup3_se2_i3c_ibi_active � J � K � @ ~ top_qup3_se2_i3c_ibi_sleep � J � ! K � ! @ top_qup3_se2_spi_active � HX IX LX MX @ � top_qup3_se2_spi_sleep � H � ! I � ! L � ! M � ! @ � top_qup3_se2_uart_active � H � I � L � M � @ � top_qup3_se2_uart_sleep � H � I � L � M � @ � top_qup3_se3_i2c_active � N � O � @ � top_qup3_se3_i2c_sleep � N � O � @ � top_qup3_se3_spi_active � NX OX PX QX @ � top_qup3_se3_spi_sleep � N � ! O � ! P � ! Q � ! @ � top_qup3_se3_uart_active � N � O � P � Q � @ � top_qup3_se3_uart_sleep � N � O � P � Q � @ � top_qup3_se4_i2c_active � R � S � @ � top_qup3_se4_i2c_sleep � R � S � @ � top_qup3_se4_spi_active � RX SX TX UX @ � top_qup3_se4_spi_sleep � R � ! S � ! T � ! U � ! @ � top_qup3_se4_uart_active � R � S � T � U � @ � top_qup3_se4_uart_sleep � R � S � T � U � @ � top_qup3_se5_i2c_active � V � W � @ � top_qup3_se5_i2c_sleep � V � W � @ � top_qup3_se5_spi_active � VX WX XX YX @ � top_qup3_se5_spi_sleep � V � ! W � ! X � ! Y � ! @ � top_qup3_se5_uart_active � V � W � X � Y � @ � top_qup3_se5_uart_sleep � V � W � X � Y � @ � top_qup4_se0_i2c_active � Z � [ � @ � top_qup4_se0_i2c_sleep � Z � [ � @ � top_qup4_se0_i3c_active � Z � [ � @ � top_qup4_se0_i3c_sleep � Z � ! [ � ! @ � top_qup4_se0_i3c_ibi_active � \ � ] � @ � top_qup4_se0_i3c_ibi_sleep � \ � ! ] � ! @ � top_qup4_se0_spi_active � ZX [X ^X _X @ � top_qup4_se0_spi_sleep � Z � ! [ � ! ^ � ! _ � ! @ � top_qup4_se0_uart_active � Z � [ � ^ � _ � @ � top_qup4_se0_uart_sleep � Z � [ � ^ � _ � @ � top_qup4_se1_i2c_active � ` � a � @ � top_qup4_se1_i2c_sleep � ` � a � @ � top_qup4_se1_i3c_active � ` � a � @ � top_qup4_se1_i3c_sleep � ` � ! a � ! @ � top_qup4_se1_i3c_ibi_active � b � c � @ � top_qup4_se1_i3c_ibi_sleep � b � ! c � ! @ � top_qup4_se1_spi_active � `X aX dX eX @ � top_qup4_se1_spi_sleep � ` � ! a � ! d � ! e � ! @ � top_qup4_se1_uart_active � ` � a � d � e � @ � top_qup4_se1_uart_sleep � ` � a � d � e � @ � top_qup4_se2_i2c_active � f � g � @ � top_qup4_se2_i2c_sleep � f � g � @ � top_qup4_se2_i3c_active � f � g � @ � top_qup4_se2_i3c_sleep � f � ! g � ! @ � top_qup4_se2_i3c_ibi_active � h � i � @ � top_qup4_se2_i3c_ibi_sleep � h � ! i � ! @ � top_qup4_se2_spi_active � fX gX jX kX @ � top_qup4_se2_spi_sleep � f � ! g � ! j � ! k � ! @ � top_qup4_se2_uart_active � f � g � j � k � @ � top_qup4_se2_uart_sleep � f � g � j � k � @ � top_qup4_se3_i2c_active � l � m � @ � top_qup4_se3_i2c_sleep � l � m � @ � top_qup4_se3_spi_active � lX mX nX oX @ � top_qup4_se3_spi_sleep � l � ! m � ! n � ! o � ! @ � top_qup4_se3_uart_active � l � m � n � o � @ � top_qup4_se3_uart_sleep � l � m � n � o � @ � top_qup4_se4_i2c_active � p � q � @ � top_qup4_se4_i2c_sleep � p � q � @ � top_qup4_se4_spi_active � pX qX rX sX @ � top_qup4_se4_spi_sleep � p � ! q � ! r � ! s � ! @ � top_qup4_se4_uart_active � p � q � r � s � @ � top_qup4_se4_uart_sleep � p � q � r � s � @ � pinctrl@7F60000 qcom,hawi-pinctrl qcom,pinctrl �� d k � � � \ E E E E E E E E E E E E E E E E E E E E E E E @ � pinctrl@7DC0000 qcom,hawi-pinctrl qcom,pinctrl �� d / k q � � � a a Q Q a a a a a a a a a a I E Q Q E E a a Q Q E E E E E E E E E E E E E E E E E E E E E E E @ � ssc_gpio_10_clk � @ � ssc_gpio_11_clk � @ � ssc_gpio_12_clk � @ � ssc_gpio_13_clk � @ � ssc_gpio_14_clk � @ � ssc_gpio_15_clk � @ � ssc_gpio_18_clk � @ � ssc_gpio_19_clk � @ � ssc_gpio_26_clk � @ � ssc_gpio_27_clk � @ � ssc_gpio_30_clk � @ � ssc_gpio_31_clk � @ � ssc_gpio_32_clk � @ � ssc_gpio_33_clk � ! @ � ssc_gpio_34_clk � " @ � ssc_gpio_35_clk � # @ � ssc_gpio_38_clk � & @ � ssc_gpio_39_clk � ' @ � ssc_gpio_6_clk � @ � ssc_gpio_7_clk � @ � ssc_qup0_se0_l0 � @ t ssc_qup0_se0_l1 � @ u ssc_qup0_se1_l0 � @ v ssc_qup0_se1_l1 � @ w ssc_qup0_se2_l0 � @ x ssc_qup0_se2_l1 � @ y ssc_qup0_se2_l2 � @ z ssc_qup0_se2_l3 � @ { ssc_qup0_se2_l4 � @ � ssc_qup0_se2_l5 � @ � ssc_qup0_se3_l0 � @ | ssc_qup0_se3_l1 � @ } ssc_qup0_se4_l0 � @ ~ ssc_qup0_se4_l1 � @ ssc_qup0_se4_l2 � @ � ssc_qup0_se4_l3 � @ � ssc_qup0_se4_l4 � @ � ssc_qup0_se4_l5 � @ � ssc_qup0_se5_l0 � @ � ssc_qup0_se5_l1 � @ � ssc_qup0_se5_l2 � @ � ssc_qup0_se5_l3 � @ � ssc_qup0_se6_l0 � @ � ssc_qup0_se6_l1 � @ � ssc_qup0_se6_l2 � @ � ssc_qup0_se6_l3 � @ � ssc_qup0_se7_l0 � @ � ssc_qup0_se7_l1 � @ � ssc_qup0_se7_l2 � @ � ssc_qup0_se7_l3 � @ � ssc_qup1_se0_l0 � @ � ssc_qup1_se0_l1 � @ � ssc_qup1_se1_l0 � @ � ssc_qup1_se1_l1 � @ � ssc_qup1_se2_l0 � @ � ssc_qup1_se2_l1 � @ � ssc_qup1_se2_l2 � @ � ssc_qup1_se2_l3 � @ � ssc_qup1_se3_l0 � @ � ssc_qup1_se3_l1 � @ � ssc_qup1_se4_l0 � @ � ssc_qup1_se4_l1 � @ � ssc_qup1_se5_l0 � @ � ssc_qup1_se5_l1 � ! @ � ssc_qup1_se5_l2 � " @ � ssc_qup1_se5_l3 � # @ � ssc_qup1_se6_l0 � $ @ � ssc_qup1_se6_l1 � % @ � ssc_qup1_se6_l2 � $ @ � ssc_qup1_se6_l3 � % @ � ssc_qup1_se7_l0 � & @ � ssc_qup1_se7_l1 � ' @ � qup_ssc0_se0_i2c_active � t � u � @ � qup_ssc0_se0_i2c_sleep � t � u � @ � qup_ssc0_se0_i3c_active � t � u � @ � qup_ssc0_se0_i3c_sleep � t � ! u � ! @ � qup_ssc0_se0_i3c_ibi_active � t � u � @ � qup_ssc0_se0_i3c_ibi_sleep � t � ! u � ! @ � qup_ssc0_se1_i2c_active � v � w � @ � qup_ssc0_se1_i2c_sleep � v � w � @ � qup_ssc0_se1_i3c_active � v � w � @ � qup_ssc0_se1_i3c_sleep � v � ! w � ! @ � qup_ssc0_se1_i3c_ibi_active � v � w � @ � qup_ssc0_se1_i3c_ibi_sleep � v � ! w � ! @ � qup_ssc0_se2_i2c_active � x � y � @ � qup_ssc0_se2_i2c_sleep � x � y � @ � qup_ssc0_se2_i3c_active � x � y � @ � qup_ssc0_se2_i3c_sleep � x � ! y � ! @ � qup_ssc0_se2_i3c_ibi_active � x � y � @ � qup_ssc0_se2_i3c_ibi_sleep � x � ! y � ! @ � qup_ssc0_se2_spi_active � xX yX zX {X @ � qup_ssc0_se2_spi_sleep � x � ! y � ! z � ! { � ! @ � qup_ssc0_se2_spi_3w_sleep � x � ! z � ! { � ! @ � qup_ssc0_se2_spi_3w_active � yX zX {X @ � qup_ssc0_se3_i2c_active � | � } � @ � qup_ssc0_se3_i2c_sleep � | � } � @ � qup_ssc0_se3_i3c_active � | � } � @ � qup_ssc0_se3_i3c_sleep � | � ! } � ! @ � qup_ssc0_se3_i3c_ibi_active � | � } � @ � qup_ssc0_se3_i3c_ibi_sleep � | � ! } � ! @ � qup_ssc0_se4_i2c_active � ~ � � @ � qup_ssc0_se4_i2c_sleep � ~ � � @ � qup_ssc0_se4_spi_active � ~X X �X �X @ � qup_ssc0_se4_spi_sleep � ~ � ! � ! � � ! � � ! @ � qup_ssc0_se4_spi_3w_active � X �X �X @ � qup_ssc0_se4_spi_3w_sleep � ~ � ! � � ! � � ! @ � qup_ssc0_se5_i2c_active � � � � � @ � qup_ssc0_se5_i2c_sleep � � � � � @ � qup_ssc0_se5_spi_active � �X �X �X �X @ � qup_ssc0_se5_spi_sleep � � � ! � � ! � � ! � � ! @ � qup_ssc0_se5_spi_3w_active � �X �X �X @ � qup_ssc0_se5_spi_3w_sleep � � � ! � � ! � � ! @ � qup_ssc0_se5_uart_active � � � � � � � � � @ � qup_ssc0_se5_uart_sleep � � � � � � � � � @ � qup_ssc0_se6_i2c_active � � � � � @ � qup_ssc0_se6_i2c_sleep � � � � � @ � qup_ssc0_se6_i3c_active � � � � � @ � qup_ssc0_se6_i3c_sleep � � � ! � � ! @ � qup_ssc0_se6_i3c_ibi_active � � � � � @ � qup_ssc0_se6_i3c_ibi_sleep � � � ! � � ! @ � qup_ssc0_se6_uart_active � � � � � � � � � @ � qup_ssc0_se6_uart_sleep � � � � � � � � � @ � qup_ssc0_se7_i2c_active � � � � � @ � qup_ssc0_se7_i2c_sleep � � � � � @ � qup_ssc0_se7_uart_active � � � � � � � � � @ � qup_ssc0_se7_uart_sleep � � � � � � � � � @ � qup_ssc1_se0_i2c_active � � � � � @ � qup_ssc1_se0_i2c_sleep � � � � � @ � qup_ssc1_se0_i3c_active � � � � � @ � qup_ssc1_se0_i3c_sleep � � � ! � � ! @ � qup_ssc1_se0_i3c_ibi_active � � � � � @ � qup_ssc1_se0_i3c_ibi_sleep � � � ! � � ! @ � qup_ssc1_se1_i2c_active � � � � � @ � qup_ssc1_se1_i2c_sleep � � � � � @ � qup_ssc1_se1_i3c_active � � � � � @ � qup_ssc1_se1_i3c_sleep � � � ! � � ! @ � qup_ssc1_se1_i3c_ibi_active � � � � � @ � qup_ssc1_se1_i3c_ibi_sleep � � � ! � � ! @ � qup_ssc1_se2_i2c_active � � � � � @ � qup_ssc1_se2_i2c_sleep � � � � � @ � qup_ssc1_se2_i3c_active � � � � � @ � qup_ssc1_se2_i3c_sleep � � � ! � � ! @ � qup_ssc1_se2_i3c_ibi_active � � � � � @ � qup_ssc1_se2_i3c_ibi_sleep � � � ! � � ! @ � qup_ssc1_se2_spi_active � �X �X �X �X @ � qup_ssc1_se2_spi_sleep � � � ! � � ! � � ! � � ! @ � qup_ssc1_se2_spi_3w_active � �X �X �X @ � qup_ssc1_se2_spi_3w_sleep � � � ! � � ! � � ! @ � qup_ssc1_se3_i2c_active � � � � � @ � qup_ssc1_se3_i2c_sleep � � � � � @ � qup_ssc1_se3_i3c_active � � � � � @ � qup_ssc1_se3_i3c_sleep � � � ! � � ! @ � qup_ssc1_se3_i3c_ibi_active � � � � � @ � qup_ssc1_se3_i3c_ibi_sleep � � � ! � � ! @ � qup_ssc1_se4_i2c_active � � � � � @ � qup_ssc1_se4_i2c_sleep � � � � � @ � qup_ssc1_se5_i2c_active � � � � � @ � qup_ssc1_se5_i2c_sleep � � � � � @ � qup_ssc1_se5_spi_active � �X �X �X �X @ � qup_ssc1_se5_spi_sleep � � � ! � � ! � � ! � � ! @ � qup_ssc1_se5_spi_3w_active � �X �X �X @ � qup_ssc1_se5_spi_3w_sleep � � � ! � � ! � � ! @ qup_ssc1_se6_i2c_active � � � � � @ qup_ssc1_se6_i2c_sleep � � � � � @ qup_ssc1_se6_i3c_active � � � � � @ qup_ssc1_se6_i3c_sleep � � � ! � � ! @ qup_ssc1_se6_i3c_ibi_active � � � � � @ qup_ssc1_se6_i3c_ibi_sleep � � � ! � � ! @ qup_ssc1_se6_uart_active � � � � � � � � � @ qup_ssc1_se6_uart_sleep � � � � � � � � � @ qup_ssc1_se7_i2c_active � � � � � @ qup_ssc1_se7_i2c_sleep � � � � � @ vdd_mxa qcom,rpmh-arc-regulator /vcs/vdd_mxa /vcs/vdd_mx ! 9 � Q jmx.lvl } � � @ � vdd_mxc qcom,rpmh-arc-regulator /vcs/vdd_mxc ! 9 � Q jmxc.lvl } � � @ � vdd_cx qcom,rpmh-arc-regulator /vcs/vdd_cx ! 9 � Q jcx.lvl } � � @ � vdd_lpi_mx qcom,rpmh-arc-regulator /vcs/vdd_lpi_mx /vcs/vdd_ssc_mx ! 9 � Q jlmx.lvl } � �?�� @ � vdd_lpi_cx qcom,rpmh-arc-regulator $ /vcs/vdd_lpi_cx /vcs/vdd_lpi_cx_int ! 9 � Q jlcx.lvl } � �?�� @ � systemcache@31800000 qcom,systemcache 0 �1� 1� 2� 2� 4� 4� S �llcc0_base llcc1_base llcc2_base llcc3_base llcc_bcast_or_base llcc_bcast_and_base � @ � � � @ @ � llc-island qcom,llc-island islands � island@c,ff800000 � �� | � clock-controller@100000 1 qcom,gcc-hawi qcom,cc-hawi qcom,clock-controller � � 0 @ P ` p � � � � � � � � / B �GCC_GPLL0_CM_PLL_TAYCAN_COMMON GCC_GPLL1_CM_PLL_TAYCAN_COMMON GCC_GPLL2_CM_PLL_TAYCAN_COMMON GCC_GPLL3_CM_PLL_TAYCAN_COMMON GCC_GPLL4_CM_PLL_TAYCAN_COMMON GCC_GPLL5_CM_PLL_TAYCAN_COMMON GCC_GPLL6_CM_PLL_TAYCAN_COMMON GCC_GPLL7_CM_PLL_TAYCAN_COMMON GCC_GPLL8_CM_PLL_TAYCAN_COMMON GCC_GPLL9_CM_PLL_TAYCAN_COMMON GCC_GPLL10_CM_PLL_TAYCAN_COMMON GCC_GPLL11_CM_PLL_TAYCAN_COMMON GCC_GPLL12_CM_PLL_TAYCAN_COMMON GCC_JBIST_CM_PLL_JBIST4_COMMON GCC_AHB2PHY_SWMAN GCC_AHB2PHY_BROADCAST_SWMAN GCC_CLK_CTL_REG GCC_RPU_XPU4 @ clock-controller@7000000 9 qcom,hpass_q6_cc-hawi qcom,cc-hawi qcom,clock-controller � � � ] �LPASS_QDSP6SS_QDSP6SS_PUB LPASS_QDSP6SS_PLL_PLL_CM_PLL_TAYCAN_COMMON LPASS_QDSP6SS_Q6_CC_REG @ � clock-controller@3a20000 : qcom,lpass_aon_cc-hawi qcom,cc-hawi qcom,clock-controller 8 �� P P` Pp P� �� � � � �TCSR_TCSR_REGS LPASS_AON_CC_PLL_CM_PLL_TAYCAN_COMMON LPASS_AON_CC_AHB2PHY_SWMAN LPASS_AON_CC_AHB2PHY_BROADCAST_SWMAN LPASS_AON_CC_LPASS_AON_CC_REG LPASS_LPI_TCM_REG LPASS_CORE_GDSC @ � clock-controller@7f00000 = qcom,lpass_aon_mx_cc-hawi qcom,cc-hawi qcom,clock-controller ( �� �` �p � � " � � �LPASS_AON_MX_CC_RO_PLL_CM_PLL_TEEVAY_COMMON LPASS_AON_MX_CC_AHB2PHY_SWMAN LPASS_AON_MX_CC_AHB2PHY_BROADCAST_SWMAN LPASS_AON_MX_CC_LPASS_AON_MX_CC_REG FUSE_CONTROLLER_SW_RANGE4 @ � clock-controller@73c0000 < qcom,lpass_audio_cc-hawi qcom,cc-hawi qcom,clock-controller 0 �< < < <` <p <� � �LPASS_AUDIO_CC_PLL_CM_PLL_ZONDA_COMMON LPASS_AUDIO_CC_DIG_PLL_CM_PLL_TAYCAN_COMMON LPASS_AUDIO_CC_LCC_PLL_CM_PLL_JBIST4_COMMON LPASS_AUDIO_CC_AHB2PHY_SWMAN LPASS_AUDIO_CC_AHB2PHY_BROADCAST_SWMAN LPASS_AUDIO_CC_LPASS_AUDIO_CC_REG @ � clock-controller@7540000 < qcom,lpass_lpmla_cc-hawi qcom,cc-hawi qcom,clock-controller �T T` Tp T� @ � �LPASS_LPMLA_CC_DIG_PLL_CM_PLL_TAYCAN_COMMON LPASS_LPMLA_CC_AHB2PHY_SWMAN LPASS_LPMLA_CC_AHB2PHY_BROADCAST_SWMAN LPASS_LPMLA_CC_LPASS_LPMLA_CC_REG @ clock-controller@8400000 1 qcom,scc-hawi qcom,cc-hawi qcom,clock-controller �@ �SSC_SCC_SCC_SCC_REG @ � cesta@7a13000 # qcom,lpass_cesta-hawi qcom,cc-hawi ( ��0 �4 �8 �X �^ @ �LPASS_CRMB LPASS_CRMB_PT LPASS_CRMC LPASS_CRMV LPASS_CRM_COMMON @ spmi-bus@c400000 qcom,spmi-pmic-arb � @ � @ pmic@0 qcom,spmi-pmic � � � @ spmi-vadc@92 qcom,spmi-vadc � � $ ) - � vadc_ch_cfg VPH_PWR 7VPH_PWR = � C M T ^ i $ q { � VBATT 7VBATT = � C M T ^ i $ q { � vadc-avg-ch gpio-map therm_table @ � therm_tb1 � � @�x � -�� � �$ � �� � R� � Ȩ �� (l m %� 1� z� � % �� * 5` / �� 4 � 9 �� > �� C i� H V� M G| R ;` W 18 \ )h a "� f L k � p " u z � \ � � � � therm_tb2 � X � �$ @ 8 �( ѐ �H jL *h � x� �4 ƨ 0� � �` b� \� � � �( �� MH vadc_ibatt_tb � ��������� N N usbin_i_tb � � S � chg_temp_tb � � ��ŀ S p� smb_itemp_tb � � ��$� S + smb_vtemp_tb � � ��� S I ichg_fb_tb � ��������9 S -� vadctm_meas_cfg � VPH_PWR 7VPH_PWR = � � �� i $ q � � ' VBATT 7VBATT = � � �� i $ q � � � spmi-bus@c436000 qcom,spmi-pmic-arb � @ � @ kernel_test_devices@0 � � interrupt-controller@10140000 test,interrupt-control � � � @ device1@f101000 qcom,test,singleton �Device region mapping with name � device1 �test_reg_singleton ] �int1 device2@1011000 qcom,test,singleton ! �Device region mapping with index device2 � ^ �int2 device3@0 qcom,test,singleton �Device with no region mapping device3 � _ �int3 device4@1 qcom,test,not_compatible �Device not compatible device4 � ` �zero int4 device5@1010000 qcom,test,non_singleton �Device region mapping with name � device5 �test_reg_non_singleton ssc_qup_fw_cfg qcom,qupfw-controller � ssc_qup_0 se0_cfg $ �� , 9 A I se1_cfg $ @ �� , 9 A I se2_cfg $ � �� , 9 A I se3_cfg $ � �� , 9 A I se4_cfg $ � ,� 9 A I se5_cfg $ @ � ,� 9 A I se6_cfg $ � �� , 9 A I se7_cfg $ � � ,� 9 A I se1_cfg_rumi $ @ �� , 9 A I ssc_qup_1 se0_cfg $ �� , 9 A I se1_cfg $ @ �� , 9 A I se2_cfg $ � �� , 9 A I se3_cfg $ � �� , 9 A I se4_cfg $ � ,� 9 A I se5_cfg $ @ � ,� 9 A I se6_cfg $ � �� , 9 A I se7_cfg $ � � , 9 A I ibi_top_0_cfg@EC90000 qcom,ibi-controller �� R n Y ^ 9 g ; ook @ ibi_top_1_cfg@ECA0000 qcom,ibi-controller �� R n Y ^ g ook @ ibi_top_2_cfg@ECB0000 qcom,ibi-controller �� R n Y ^ < g ' ook @ ibi_top_3_cfg@ECC0000 qcom,ibi-controller �� R n Y ^ # g C ook @ ibi_top_4_cfg@ECD0000 qcom,ibi-controller �� R n Y ^ Q g R ook @ ibi_top_5_cfg@ECE0000 qcom,ibi-controller �� R n Y ^ * g 3 ook @ ibi_top_6_cfg@ECF0000 qcom,ibi-controller �� R n Y ^ S g U ook @ ibi_top_7_cfg@ED00000 qcom,ibi-controller �� R n Y ^ W g _ ook @ ibi_top_8_cfg@ED10000 qcom,ibi-controller �� R n Y ^ g g h ook @ ibi_top_9_cfg@ED20000 qcom,ibi-controller �� R n Y ^ � g � ook @ ibi_top_10_cfg@ED30000 qcom,ibi-controller �� R n Y ^ � g � ook @ ssc_ibi_cd_domains qcom,ssc-pwr-domain-controller vibi_cd0 ibi_cd1 ibi_cd2 � �Q� � ��f�� ��-�� @ ibi_ssc_0_cfg@7D00000 qcom,ibi-controller �� R n Y ^ G g ! ook @ ibi_ssc_1_cfg@7D10000 qcom,ibi-controller �� R n Y ^ f g ook @ ibi_ssc_2_cfg@7D20000 qcom,ibi-controller �� R n Y ^ � g ook @ ibi_ssc_3_cfg@7D30000 qcom,ibi-controller �� R n Y ^ � g � ook @ ibi_ssc_4_cfg@7D40000 qcom,ibi-controller �� R n Y ^ � g � ook @ ibi_ssc_5_cfg@7D50000 qcom,ibi-controller �� R n Y ^ � g � ook @ ibi_ssc_6_cfg@7D60000 qcom,ibi-controller �� R n Y ^ � g � ook @ ibi_ssc_7_cfg@7D70000 qcom,ibi-controller �� R n Y ^ � g � ook @ ibi_ssc_8_cfg@7D80000 qcom,ibi-controller �� R n Y ^ � g � ook @ ibi_ssc_9_cfg@7D90000 qcom,ibi-controller �� R n Y ^ � g � ook @ ssc_pwr_domains qcom,ssc-pwr-domain-controller vssc_gdsc � �@��H SSC_QUP_0@8100000 qcom,sscqup-controller � vcore2x core s-ahb m-ahb � �Sd� �d�4 ���v ��^�, � � � ��р � � � ook SSC_QUP_0_SE_0 qcom,se-controller � � 0 � & ��� : D Y+ b � j � } � � � � � � vse-clk � �H� J �i2c-default i2c-sleep i3c-default i3c-sleep i3c_ibi-default i3c_ibi-sleep � � � � � � � � � � � ook SSC_QUP_0_SE_1 qcom,se-controller � @ � 0 � & � �� : D Y, b p j � } � � � � � � vse-clk � � �Ǟ J �i2c-default i2c-sleep i3c-default i3c-sleep i3c_ibi-default i3c_ibi-sleep � � � � � � � � � � � ook SSC_QUP_0_SE_2 qcom,se-controller � � � 0 � & � �� : D Y- b j } � � � � � � vse-clk � �~E: | �i2c-default i2c-sleep i3c-default i3c-sleep i3c_ibi-default i3c_ibi-sleep spi-default spi-sleep spi-3w-default spi-3w-sleep � � � � � � � � � � � � � # � - � ook SSC_QUP_0_SE_3 qcom,se-controller � � � 0 � & � �� : D Y. b j } � � � � � � vse-clk � �� �w J �i2c-default i2c-sleep i3c-default i3c-sleep i3c_ibi-default i3c_ibi-sleep � � � � � � � � � � � ook SSC_QUP_0_SE_4 qcom,se-controller � � 0 & � �� : D Y/ b j } � � � � � � vse-clk � �*̉ H �i2c-default i2c-sleep spi-default spi-sleep spi-3w-default spi-3w-sleep � � � � � � � � � � � ook SSC_QUP_0_SE_5 qcom,se-controller � @ � 0 & � �� : D Y0 b w j � } � � � � � � vse-clk � ���� ` �i2c-default i2c-sleep spi-default spi-sleep uart-default uart-sleep spi-3w-default spi-3w-sleep � � � � � � � � � � � � � ook SSC_QUP_0_SE_6 qcom,se-controller � � � 0 � & ��� : D Y1 b � j � } � � � � � � vse-clk � ��� b �i2c-default i2c-sleep i3c-default i3c-sleep i3c_ibi-default i3c_ibi-sleep uart-default uart-sleep � � � � � � � � � � � � � ook SSC_QUP_0_SE_7 qcom,se-controller � � � 0 & ��� : D Y* b � j � } � � � � � � vse-clk � ��O�� . �i2c-default i2c-sleep uart-default uart-sleep � � � � � � � � ook SSC_QUP_1@8200000 qcom,sscqup-controller � vcore2x core s-ahb m-ahb � ���� �Tk�� ��tp � M � � � � ��р � � � ook SSC_QUP_1_SE_0 qcom,se-controller � � 0 � & ��� : D Y) b j } � � � � � � vse-clk � ���) J �i2c-default i2c-sleep i3c-default i3c-sleep i3c_ibi-default i3c_ibi-sleep � � � � � � � � � � � ook SSC_QUP_1_SE_1 qcom,se-controller � @ � 0 � & � �� : D Y� b j } � � � � � � vse-clk � ��� J �i2c-default i2c-sleep i3c-default i3c-sleep i3c_ibi-default i3c_ibi-sleep � � � � � � � � � � � ook SSC_QUP_1_SE_2 qcom,se-controller � � � 0 � & � �� : D Y� b j } � � � � � � vse-clk � �� �d | �i2c-default i2c-sleep i3c-default i3c-sleep i3c_ibi-default i3c_ibi-sleep spi-default spi-sleep spi-3w-default spi-3w-sleep � � � � � � � � � � � � � # � - � ook SSC_QUP_1_SE_3 qcom,se-controller � � � 0 � & � �� : D Y� b j } � � � � � � vse-clk � �]F�� J �i2c-default i2c-sleep i3c-default i3c-sleep i3c_ibi-default i3c_ibi-sleep � � � � � � � � � � � ook SSC_QUP_1_SE_4 qcom,se-controller � � 0 & � �� : D Y� b j } � � � � � � vse-clk � �,�r� �i2c-default i2c-sleep � � � � ook SSC_QUP_1_SE_5 qcom,se-controller � @ � 0 & � �� : D Y� b j } � � � � � � vse-clk � ���R* H �i2c-default i2c-sleep spi-default spi-sleep spi-3w-default spi-3w-sleep � � � � � � � � � � ook SSC_QUP_1_SE_6 qcom,se-controller � � � 0 � & ��� : D Y� b j } � � � � � � vse-clk � �3,�� b �i2c-default i2c-sleep i3c-default i3c-sleep i3c_ibi-default i3c_ibi-sleep uart-default uart-sleep � � � � � ook SSC_QUP_1_SE_7 qcom,se-controller � � � 0 � & ��� : D Y� b j } � � � � � � vse-clk � �;�� �i2c-default i2c-sleep � � ook TOP_QUP_1@a00000 qcom,qup-controller � � vcore2x core s-ahb m-ahb � �ۂ� @��� 4(�~ Q�'b � � � ��� � � ook TOP_QUP_1_SE_0 qcom,se-controller � � 0 0 & � : D Y b j 7 } � � � �� � � vse-clk � � > D �i2c-default i2c-sleep spi-default spi-sleep uart-default uart-sleep � � � � � ook TOP_QUP_1_SE_1 qcom,se-controller � @ � 0 0 & � : D Y b j 7 } � � � �� � � vse-clk � ދڬ D �i2c-default i2c-sleep spi-default spi-sleep uart-default uart-sleep � � � � � ook TOP_QUP_1_SE_2 qcom,se-controller � � � 0 0 & � : D Y b j 7 } � � � �� � � vse-clk � E�4� D �i2c-default i2c-sleep spi-default spi-sleep uart-default uart-sleep � � � � � ook TOP_QUP_1_SE_3 qcom,se-controller � � � 0 0 & � : D Y b j 7 } � � � �� � � vse-clk � l� � D �i2c-default i2c-sleep spi-default spi-sleep uart-default uart-sleep � � � � ! � " # ook TOP_QUP_1_SE_4 qcom,se-controller � � 0 0 � & � : D Y b j 7 } � � � �� � � vse-clk � *�KF x �i2c-default i2c-sleep i3c-default i3c-sleep i3c_ibi-default i3c_ibi-sleep spi-default spi-sleep uart-default uart-sleep � $ � % � & � ' � ( ) * + # , - - ook TOP_QUP_1_SE_5 qcom,se-controller � @ � 0 0 & � : D Y b j 7 } � � � �� � � vse-clk � �y� D �i2c-default i2c-sleep spi-default spi-sleep uart-default uart-sleep � . � / � 0 � 1 � 2 3 ook TOP_QUP_1_SE_6 qcom,se-controller � � � 0 0 & � : D Y b j 7 } � � � �� � � vse-clk � o�&j D �i2c-default i2c-sleep spi-default spi-sleep uart-default uart-sleep � 4 � 5 � 6 � 7 � 8 9 ook TOP_QUP_1_SE_7 qcom,se-controller � � � 0 0 � & � : D Y b j 7 } � � � �� � � vse-clk � �G5� x �i2c-default i2c-sleep i3c-default i3c-sleep i3c_ibi-default i3c_ibi-sleep spi-default spi-sleep uart-default uart-sleep � : � ; � < � = � > ? @ A # B - C ook TOP_QUP_2@800000 qcom,qup-controller � � vcore2x core s-ahb m-ahb � p�i �_h� 0n�U ��~t � � � ��� � � ook TOP_QUP_2_SE_0 qcom,se-controller � � 0 0 � & � : D Y b j 7 } � � � �� � � vse-clk � b8� x �i2c-default i2c-sleep i3c-default i3c-sleep i3c_ibi-default i3c_ibi-sleep spi-default spi-sleep uart-default uart-sleep � D � E � F � G � H I J K # L - M ook TOP_QUP_2_SE_1 qcom,se-controller � @ � 0 0 � & � : D Y b j 7 } � � � �� � � vse-clk � �'�� x �i2c-default i2c-sleep i3c-default i3c-sleep i3c_ibi-default i3c_ibi-sleep spi-default spi-sleep uart-default uart-sleep � N � O � P � Q � R S T U # V - W ook TOP_QUP_2_SE_2 qcom,se-controller � � � 0 0 & � : D Y b j 7 } � � � �� � � vse-clk � ��+ D �i2c-default i2c-sleep spi-default spi-sleep uart-default uart-sleep � X � Y � Z � [ � \ ] ook TOP_QUP_2_SE_3 qcom,se-controller � � � 0 0 & � : D Y b j 7 } � � � �� � � vse-clk � �,y D �i2c-default i2c-sleep spi-default spi-sleep uart-default uart-sleep � ^ � _ � ` � a � b c ook TOP_QUP_2_SE_4 qcom,se-controller � � 0 0 & � : D Y b j 7 } � � � �� � � vse-clk � y��~ D �i2c-default i2c-sleep spi-default spi-sleep uart-default uart-sleep � d � e � f � g � h i ook TOP_QUP_3@1900000 qcom,qup-controller �� vcore2x core s-ahb m-ahb � ���e �J �7�i 6�<� � � � ��� � � ook TOP_QUP_3_SE_0 qcom,se-controller � � 0 0 & � : D Y b j 7 } � � � �� � � vse-clk � ���= D �i2c-default i2c-sleep spi-default spi-sleep uart-default uart-sleep � j � k � l � m � n o ook TOP_QUP_3_SE_1 qcom,se-controller � @ � 0 0 � & � : D Y b j 7 } � � � �� � � vse-clk � B� x �i2c-default i2c-sleep i3c-default i3c-sleep i3c_ibi-default i3c_ibi-sleep spi-default spi-sleep uart-default uart-sleep � p � q � r � s � t u v w # x - y ook TOP_QUP_3_SE_2 qcom,se-controller � � � 0 0 � & � : D Y b j 7 } � � � �� � � vse-clk � �+ o x �i2c-default i2c-sleep i3c-default i3c-sleep i3c_ibi-default i3c_ibi-sleep spi-default spi-sleep uart-default uart-sleep � z � { � | � } � ~ � � # � - � ook TOP_QUP_3_SE_3 qcom,se-controller � � � 0 0 & � : D Y b j 7 } � � � �� � � vse-clk � oP�� D �i2c-default i2c-sleep spi-default spi-sleep uart-default uart-sleep � � � � � � � � � � � ook TOP_QUP_3_SE_4 qcom,se-controller � 0 � 0 & � : D Y b j 7 } � � � �� � � vse-clk � d� D �i2c-default i2c-sleep spi-default spi-sleep uart-default uart-sleep � � � � � � � � � � � ook TOP_QUP_3_SE_5 qcom,se-controller � @ 0 � 0 & � : D Y b j 7 } � � � �� � � vse-clk � ��� D �i2c-default i2c-sleep spi-default spi-sleep uart-default uart-sleep � � � � � � � � � � � ook TOP_QUP_4@1a00000 qcom,qup-controller �� vcore2x core s-ahb m-ahb � -�� z��� �� y P풧 � � � ��� � � ook TOP_QUP_4_SE_0 qcom,se-controller � � 0 0 � & � : D Y b j 7 } � � � �� � � vse-clk � n� x �i2c-default i2c-sleep i3c-default i3c-sleep i3c_ibi-default i3c_ibi-sleep spi-default spi-sleep uart-default uart-sleep � � � � � � � � � � � � � # � - � ook TOP_QUP_4_SE_1 qcom,se-controller � @ � 0 0 � & � : D Y b j 7 } � � � �� � � vse-clk � 6�VF x �i2c-default i2c-sleep i3c-default i3c-sleep i3c_ibi-default i3c_ibi-sleep spi-default spi-sleep uart-default uart-sleep � � � � � � � � � � � � � # � - � ook TOP_QUP_4_SE_2 qcom,se-controller � � � 0 0 � & � : D Y b j 7 } � � � �� � � vse-clk � ���; x �i2c-default i2c-sleep i3c-default i3c-sleep i3c_ibi-default i3c_ibi-sleep spi-default spi-sleep uart-default uart-sleep � � � � � � � � � � � � � # � - � ook TOP_QUP_4_SE_3 qcom,se-controller � � � 0 0 & � : D Y b j 7 } � � � �� � � vse-clk � ��k� D �i2c-default i2c-sleep spi-default spi-sleep uart-default uart-sleep � � � � � � � � � � � ook TOP_QUP_4_SE_4 qcom,se-controller � � 0 0 & � : D Y b j 7 } � � � �� � � vse-clk � �x{; D �i2c-default i2c-sleep spi-default spi-sleep uart-default uart-sleep � � � � � � � � � � � ook qup_tcsr_info qcom,quptcsr-controller ? tcsr_cfg0 L k T ]�`h f�`l o�`p x�`t tcsr_cfg1 L � T ]�`| f�`� o�`� x�`� QUP_C@8640000 �d � � � � � � � � � GPII_CHANNEL_0 � � GPII_CHANNEL_1 � � GPII_CHANNEL_2 � � GPII_CHANNEL_3 � � GPII_CHANNEL_4 � � GPII_CHANNEL_5 � � GPII_CHANNEL_6 � � GPII_CHANNEL_7 � � TOP_QUP_1 � �@ � %% TOP_QUP_2 � �@ � %' TOP_QUP_3 ��@ � %) TOP_QUP_4 ��@ � %+ SSC_QUP_0 �@ � % SSC_QUP_1 � @ � % SFE_PSC_SHARED_MEMORY@8600000 �` qcom,psc-sfe 7 J [ p gsi_info qcom,gsi-controller gsi_qup_0 � � � � @ � � � � gsi_qup_1 � �@ ��` � � Z @ � � � � gsi_qup_2 � �@ ��`0 � � [ @ � � � � gsi_qup_3 ��@ ��`H � � d @ � � � � gsi_qup_4 ��@ ��`` � � j @ � � � � gsi_ssc_qup_0 �@ � � � @ � ! " # $ % & ' ( � � � gsi_ssc_qup_1 � @ � � � @ � � � � � � � � � � � � � � � � � � � � cxstmtrace@16000000 qcom,stmtrace � � � lpistmtrace@7900000 qcom,stmtrace �� � � @ cxstmcfg@10002000 qcom,stmcfg � � � � lpistmcfg@1135E000 qcom,stmcfg �5� � � � cxetb@11305000 qcom,tmc �0P lpietb@11360000 qcom,tmc �6 tpdm@1135C000 qcom,tpdm �5� �tpdm_129 � � tpdm@11358000 qcom,tpdm �5� �tpdm_15 � � tpdm@11334000 qcom,tpdm �3@ �tpdm_90 � � qdss 0 , L � � L� � �^�^ 5 E � P ` � � � tpath_stm � � � @ � cti@11353000 qcom,cti & �lpass_lpi_qdsp6_qdsp6ss_qdsp6ss_cscti �50 cti@11361000 qcom,cti " �lpass_lpi_sdc_cti2_sdc_cti2_cscti �6 cti@11335000 qcom,cti " �ddrss_lpi_cti_cti_qc_cti_extended �3P qdss_lpi_csr@75E0000 qcom,qdss_lpi_csr �^ funnel@10041000 qcom,tfunnel � @ � funnel@11304000 qcom,tfunnel �0@ @ � tnoc@11331000 qcom,tnoc � � �3 � * � � # �port_ddrss_lpi_ddrss_lpi_trace_noc @ � tnoc@11344000 qcom,tnoc � � �4@ � 7 � � # �port_lpass_lpi_lpass_lpi_trace_noc @ � port_lpi_stm qcom,gts � � � port_lpi_etm qcom,gts � � � port_sdc_etm qcom,gts � � � port_stm qcom,gts � � � port_sdc_itm qcom,gts � � � port_lpass_lpi_noc qcom,gts � � � port_lpi_aon_noc qcom,gts � � � port_aoc qcom,gts � � � port_enpu0_noc qcom,gts � � � port_enpu1_noc qcom,gts � � � tpda@1135D000 qcom,tpda �5� �lpass-audio � 8 � � � @ � tpda@11359000 qcom,tpda �5� �lpass-ssc � � � � @ � sw @ core products userpd_audio qcom,userpd node ���� � (audio_process 0 userpd_ois qcom,userpd node ���� (ois_process 0 userpd_sensors qcom,userpd node ���� � (qsh_process 0 pram_mgr qcom,pram_mgr ;SSC_PRAM E � pram_partition QMP OQMP n SENSORS OSENSORS n BUSES OBUSES n GPI OGPI n ( WIGIG OWIGIG n BUSES_DEBUG OBUSES_DEBUG n CAMERA_OIS OCAMERA_OIS n SENSORS_OIS OSENSORS_OIS n � SENSOR_ASC OSENSOR_ASC n BLUETOOTH OBLUETOOTH n sdcloader qcom,sdcloader sdc_params W < d p ~ � � � �b sdc_physpool �p � ��P � mproc qmi qcsi qcom,qmi_qcsi_user_pd_config qmi_qcsi_ping_server_config debugtools version_tbl qcom,image_version_tbl_idx eic qcom,eic . = Z err_qdi qcom,err_qdi M �P b x pd_mon audio_process qcom,pd_mon_user_process_config �/ramfs/audio_lpai.mbn 3 �/rfs/root/vendor/firmware_mnt/image/audio_lpai.mbn (audio_process � � � �audio_pd � � qsh_process qcom,pd_mon_user_process_config �/ramfs/qsh.mbn , �/rfs/root/vendor/firmware_mnt/image/qsh.mbn (qsh_process � � � �sensor_pd � � ois_process qcom,pd_mon_user_process_config �/ramfs/ois_lpai.mbn , �/rfs/root/vendor/firmware_mnt/image/ois.mbn (ois_process � � � �ois_pd � � pd_mon_restart qcom,pd_mon_restart � rcinit qcom,rcinit_cfg rcinit_config_spinor " ? �d S u0 o � � � � � � � � � � � � 3 rcinit_config " ? !4 S � o � � � � � � � � � � � � 3 servreg qcom,servreg Nmsm/adsp/root_pd cmsm tadsp �root_pd � J sys_m qcom,sys_m � � � tms_dog qcom,tms_dog ��@ ��@ ��@ �@ �@ �@ #�@ . �� F �� _ �� x � � � � tms_diag qcom,tms_diag � 0 services tuna dynamic_heap qcom,dynamic_heap client_id_config client_id_00 DYNAMIC_MEM_CLIENT_ID_SENSOR client_id_01 DYNAMIC_MEM_CLIENT_ID_TEST client_id_02 DYNAMIC_MEM_CLIENT_ID_DIAG memheap qcom,memheap debugtrace qcom,debugtrace - systemcache qcom,systemcache-sw = � C @ clients client-0 T � # client-1 T - � client-2 T . � llc-lpi-dump qcom,llc-lpi-dump 4 _QSH_ISLAND_POOL SSC_ISLAND_POOL QSHTECH_ISLAND_POOL diag qcom,adsp_core_diagcfg diagcfg_cmd j } � * � = � U � Z � : N k � � � � � ! 3 E" W p � � � � � ! diagcfg_param @ 3 F [ n � � � � � � � 3 � H d � | � � 2 � � � � @ 1 � D S j � x � � < � � � � % � B \K u �� � � � � �d ' C Y r � � � � � � ! A � ] u � � � � @ � < 2Z N lQURTOS_ISLAND_POOL }QURTOS_ISLAND_POOL diagcfg_early_log � � _ � � � � � � diagcfg_f3_trace � � prm qcom,prm 2 A prm_rsrcs qcom,prm-rsrcs prm-regulator-b1b-e0 qcom,prm-regulator X lB1B_E0 z � � � � @ prm-regulator-l1b-e0 qcom,prm-regulator X lL1B_E0 z � � � � @ prm-regulator-l2b-e0 qcom,prm-regulator X lL2B_E0 z � � � � @ prm-regulator-l18b-e0 qcom,prm-regulator X lL18B_E0 z � � � � @ prm-regulator-l3d-e0 qcom,prm-regulator X lL3D_E0 z � � � � @ � prm-regulator-l4d-e0 qcom,prm-regulator X lL4D_E0 z � � � � @ � prm-regulator-l1i-e0 qcom,prm-regulator X lL1I_E0 z � � � � @ � prm-regulator-l5n-e1 qcom,prm-regulator X lL5N_E1 z � � � � @ prm-regulator-ls1b-e0 qcom,prm-regulator X �LS1B_E0 z � � � � @ ! prm-regulator-ls2b-e0 qcom,prm-regulator X �LS2B_E0 z � � � � @ " prm-regulator-ls3b-e0 qcom,prm-regulator X �LS3B_E0 z � � � � @ # prm-regulator-ls4b-e0 qcom,prm-regulator X �LS4B_E0 z � � � � @ $ prm-pam qcom,prm-pam @ % pcie0 �pcie0 � @ & pcie0-ldo3d-e0 � � $ � � � pcie0-ldo4d-e0 � � $ � p p pcie0-ldo1i-e0 � � $ � p p qdsp_pm config qcom,config_data � " lpassRegRange .� 7 n l2ConfigRegRange . 7 n cores-array core0 @ e G Q d { ? � core1 @ j G Q \ d { � core2 @ o G Q d { . � core3 @ { G Q d { 2 � core4 @ y G Q d { 1 � core5 @ z G Q d { 0 � core6 @ | G Q r s d { 6 7 � core7 @ � G Q n d { � core8 @ � G Q q d { � core9 @ � G Q d { � core10 @ � G Q p d { 5 � core11 @ v G Q d { / � core12 @ � G Q | d { � memories-array memory0 � G memory1 � G clocks-array clock0 � � � �/clk/cpu � � G clock1 � � � �lpass_audio_cc_bus_clk � � G clock2 � � � �lpass_aon_cc_aon_h_clk � � G clock3 � 6 � � �lpass_aon_cc_lpi_noc_ls_clk � � G clock4 � 7 � � �lpass_aon_cc_lpi_noc_hs_clk � � G clock5 � � � �lpass_audio_cc_slimbus_core_clk � � G clock6 � � � �lpass_aon_mx_cc_va_mem0_clk � � G clock7 � � � �lpass_aon_mx_cc_va_mem1_clk � � G clock9 � C � � ( �lpass_aon_cc_lpass_0_lpmla_ahb_odsc_clk � � G clock10 � D � � ( �lpass_aon_cc_lpass_1_lpmla_ahb_odsc_clk � � G clock11 � ? � � �scc_ccd_ahb2ahb_m_clk � � G clock12 � @ � � �scc_ccd_ahb2ahb_s_clk � � G clock13 � A � � �scc_ahb2ahb_s_clk � � G clock14 � B � � �lpass_aon_mx_cc_ibi_clk � � G clock15 � \ � � �lpass_audio_cc_slimbus_clk � � G clock16 � r � � ! �lpass_lpmla_cc_lpass_0_lpmla_clk � � G clock17 � s � � ! �lpass_lpmla_cc_lpass_1_lpmla_clk � � G clock18 � x � � �lpass_aon_cc_enpu_scheduler_clk � � G clock19 � n � � �lpass_aon_cc_sdc_proc_fclk_clk � � G clock20 � q � � �scc_ccd_clk � � G clock21 � p � � �scc_smem_clk � � G clock22 � S � � �lpass_aon_cc_aud_dma_mem_clk � � G clock23 � T � � �lpass_aon_cc_aud_dma_niu_clk � � G clock24 � | � � �scc_psc_clk � � G busport-array busPort0 � � � � busPort1 � @ � � � busPort2 A � @ � � � � busPort3 B � @ � � � � busPort4 D � @ � � � � busPort5 E � @ � � � � busPort6 � � � � busPort7 � @ � � � busPort8 � � � � busPort9 � � S � � busPort10 � @ � � � 1 busPort11 � @ � � � 1 busPort12 � � � � busPort13 � � � � � busPort14 � � � $ busPort15 $ � � � � $ busPort16 % � � � � � $ busPort17 ' � � � � ' $ busPort18 ( � � � � $ busPort19 1 � � � $ busPort20 0 � � � $ busPort21 . � � � $ busPort22 2 � � � $ busPort23 6 � � � C $ busPort24 7 � � � D $ busPort25 5 � � p � � 5 busPort26 ? � � � ? busPort27 > � � T � > busPort28 / � � � $ extroute-array extBusRoute0 + % extBusRoute1 A + ( extBusRoute2 + % extBusRoute3 B + ( extBusRoute4 + % extBusRoute5 D + ( extBusRoute6 + % extBusRoute7 E + ( mipsroute-array mipsBwRoute0 + % mipsBwRoute1 A + ( pwrDomain-array pwrDomain0 G 5/core/cpu/latency C � Q c r pwrDomain1 G ! 5lpass_aon_cc_lpass_audio_hm_gdsc C � Q c r pwrDomain2 G 5 C � Q c r pwrDomain3 G 5lpass_aon_cc_lpass_ssc_gdsc C � Q c r cestaBw-array client0 � � �lpass path0 � � 5 cestaClk-array clk0 � n �lpass_aon_cc_sdc_proc_fclk_clk cestaPwrDomain-array pwrDomain0 G 5lpass_aon_cc_lpass_ssc_gdsc features-array feature0 � � X � � feature1 � � � feature2 � � � feature3 � � �� � ��� feature4 � � � feature5 � � � feature6 � � � feature7 � � � feature8 � � � � ��� feature9 � � � ��� feature10 � � 5�� � ��� feature11 � � /�� � ��� feature12 � � � feature13 � � � � � feature14 � � $=X � ��� feature15 � � �� � '� feature16 � � � feature17 � � � feature18 � � � feature19 � � � feature20 � � � feature21 � � � feature22 � � � feature23 � � � feature24 � � � feature25 � � � feature26 � � � feature27 � � � feature28 � � � feature29 � � � ��� feature30 � � � feature31 � � � feature32 � � � feature33 � � � feature34 � � � feature35 � � � feature36 � � � feature37 � � � config_arch qcom,config_arch compensatedDdrBwTable 0 � �� rp� � 0 � �� ��� � 0 � ܓ� ��� X 0 � �t� �2� � 0 � �U� �2� � 0 � &�6� �� � 0 � ,�� s�� � 0 � 2��� �� � 0 � 8�ـ �� � 0 � >��� �� � 0 ������� �� � adspsnocVoteTable 8 � �� ��� � � ' 8 � �� ��� � � ' 8 � ܓ� ��� X X ' 8 � �t� �2� � � ' 8 � �U� e�� � � ' 8 � &�6� �O� � � ' 8 � ,�� �� � � ' 8 � 2��� �� � � ' 8 � 8�ـ �U� � � ' 8 � >��� *�� � � ' 8 ������� ��� � � ' compensatedMlDdrBwTable 0 � �� rp� X 0 � kI� ��� � 0 � Н� �2� � 0 � 8� �� � 0 � G�W s�� � 0 � �n! �� � 0 �������� �� � adspMlsnocVoteTable 8 � �� ��� X 8 � kI� ��� � 8 � Н� �2� � 8 � 8� �O� � 8 � G�W �� � 8 � �n! �U� � 8 �������� ��� � adspToLpiNocFreqTable �!0 $� �*W� 5 �;�` � �H O� �YC� j �k� $� mlToLpiNocFreqTable �$� $� ��}@ 5 � �0 � �#z O� �+|� j �5Ɉ $� __symbols__ /soc /soc/ipcc/ipcc@1103000 /soc/ipcc/ipcc@11c1000 */soc/ipcc/ipcc@1281000 :/soc/ipcc/ipcc@1341000 F/soc/ipcc/ipcc@1401000 Q/soc/ipcc_legacy@7088004 ]/soc/timetick/timer@70a2000 i/soc/timetick/timer@70a3000 u/soc/pinctrl@f100000 * z/soc/pinctrl@f100000/ibi_i3c_qup1_se4_scl * �/soc/pinctrl@f100000/ibi_i3c_qup1_se4_sda * �/soc/pinctrl@f100000/ibi_i3c_qup1_se7_scl * �/soc/pinctrl@f100000/ibi_i3c_qup1_se7_sda * �/soc/pinctrl@f100000/ibi_i3c_qup2_se0_scl * �/soc/pinctrl@f100000/ibi_i3c_qup2_se0_sda * �/soc/pinctrl@f100000/ibi_i3c_qup2_se1_scl * /soc/pinctrl@f100000/ibi_i3c_qup2_se1_sda * "/soc/pinctrl@f100000/ibi_i3c_qup3_se1_scl * 7/soc/pinctrl@f100000/ibi_i3c_qup3_se1_sda * L/soc/pinctrl@f100000/ibi_i3c_qup3_se2_scl * a/soc/pinctrl@f100000/ibi_i3c_qup3_se2_sda * v/soc/pinctrl@f100000/ibi_i3c_qup4_se0_scl * �/soc/pinctrl@f100000/ibi_i3c_qup4_se0_sda * �/soc/pinctrl@f100000/ibi_i3c_qup4_se1_scl * �/soc/pinctrl@f100000/ibi_i3c_qup4_se1_sda * �/soc/pinctrl@f100000/ibi_i3c_qup4_se2_scl * �/soc/pinctrl@f100000/ibi_i3c_qup4_se2_sda ! �/soc/pinctrl@f100000/qup1_se0_l0 ! /soc/pinctrl@f100000/qup1_se0_l1 ! /soc/pinctrl@f100000/qup1_se0_l2 ! /soc/pinctrl@f100000/qup1_se0_l3 ! $/soc/pinctrl@f100000/qup1_se1_l0 ! 0/soc/pinctrl@f100000/qup1_se1_l1 ! </soc/pinctrl@f100000/qup1_se1_l2 ! H/soc/pinctrl@f100000/qup1_se1_l3 ! T/soc/pinctrl@f100000/qup1_se2_l0 ! `/soc/pinctrl@f100000/qup1_se2_l1 ! l/soc/pinctrl@f100000/qup1_se2_l2 ! x/soc/pinctrl@f100000/qup1_se2_l3 ! �/soc/pinctrl@f100000/qup1_se2_l4 ! �/soc/pinctrl@f100000/qup1_se2_l5 ! �/soc/pinctrl@f100000/qup1_se2_l6 ! �/soc/pinctrl@f100000/qup1_se3_l0 ! �/soc/pinctrl@f100000/qup1_se3_l1 ! �/soc/pinctrl@f100000/qup1_se3_l2 ! �/soc/pinctrl@f100000/qup1_se3_l3 ! �/soc/pinctrl@f100000/qup1_se4_l0 ! �/soc/pinctrl@f100000/qup1_se4_l1 ! �/soc/pinctrl@f100000/qup1_se4_l2 ! �/soc/pinctrl@f100000/qup1_se4_l3 ! /soc/pinctrl@f100000/qup1_se5_l0 ! /soc/pinctrl@f100000/qup1_se5_l1 ! /soc/pinctrl@f100000/qup1_se5_l2 ! ,/soc/pinctrl@f100000/qup1_se5_l3 ! 8/soc/pinctrl@f100000/qup1_se6_l0 ! D/soc/pinctrl@f100000/qup1_se6_l1 ! P/soc/pinctrl@f100000/qup1_se6_l2 ! \/soc/pinctrl@f100000/qup1_se6_l3 ! h/soc/pinctrl@f100000/qup1_se7_l0 ! t/soc/pinctrl@f100000/qup1_se7_l1 ! �/soc/pinctrl@f100000/qup1_se7_l2 ! �/soc/pinctrl@f100000/qup1_se7_l3 ! �/soc/pinctrl@f100000/qup2_se0_l0 ! �/soc/pinctrl@f100000/qup2_se0_l1 ! �/soc/pinctrl@f100000/qup2_se0_l2 ! �/soc/pinctrl@f100000/qup2_se0_l3 ! �/soc/pinctrl@f100000/qup2_se1_l0 ! �/soc/pinctrl@f100000/qup2_se1_l1 ! �/soc/pinctrl@f100000/qup2_se1_l2 ! �/soc/pinctrl@f100000/qup2_se1_l3 ! �/soc/pinctrl@f100000/qup2_se2_l0 ! /soc/pinctrl@f100000/qup2_se2_l1 ! /soc/pinctrl@f100000/qup2_se2_l2 ! /soc/pinctrl@f100000/qup2_se2_l3 ! (/soc/pinctrl@f100000/qup2_se3_l0 ! 4/soc/pinctrl@f100000/qup2_se3_l1 ! @/soc/pinctrl@f100000/qup2_se3_l2 & L/soc/pinctrl@f100000/qup2_se3_l3_mira & ]/soc/pinctrl@f100000/qup2_se3_l3_mirb ! n/soc/pinctrl@f100000/qup2_se4_l0 ! z/soc/pinctrl@f100000/qup2_se4_l1 ! �/soc/pinctrl@f100000/qup2_se4_l2 ! �/soc/pinctrl@f100000/qup2_se4_l3 ! �/soc/pinctrl@f100000/qup3_se0_l0 ! �/soc/pinctrl@f100000/qup3_se0_l1 ! �/soc/pinctrl@f100000/qup3_se0_l2 ! �/soc/pinctrl@f100000/qup3_se0_l3 ! �/soc/pinctrl@f100000/qup3_se1_l0 ! �/soc/pinctrl@f100000/qup3_se1_l1 ! �/soc/pinctrl@f100000/qup3_se1_l2 ! �/soc/pinctrl@f100000/qup3_se1_l3 ! �/soc/pinctrl@f100000/qup3_se1_l4 ! ! /soc/pinctrl@f100000/qup3_se1_l5 ! !/soc/pinctrl@f100000/qup3_se1_l6 ! !"/soc/pinctrl@f100000/qup3_se2_l0 ! !./soc/pinctrl@f100000/qup3_se2_l1 ! !:/soc/pinctrl@f100000/qup3_se2_l2 ! !F/soc/pinctrl@f100000/qup3_se2_l3 ! !R/soc/pinctrl@f100000/qup3_se3_l0 ! !^/soc/pinctrl@f100000/qup3_se3_l1 ! !j/soc/pinctrl@f100000/qup3_se3_l2 ! !v/soc/pinctrl@f100000/qup3_se3_l3 ! !�/soc/pinctrl@f100000/qup3_se4_l0 ! !�/soc/pinctrl@f100000/qup3_se4_l1 ! !�/soc/pinctrl@f100000/qup3_se4_l2 ! !�/soc/pinctrl@f100000/qup3_se4_l3 ! !�/soc/pinctrl@f100000/qup3_se5_l0 ! !�/soc/pinctrl@f100000/qup3_se5_l1 ! !�/soc/pinctrl@f100000/qup3_se5_l2 ! !�/soc/pinctrl@f100000/qup3_se5_l3 ! !�/soc/pinctrl@f100000/qup4_se0_l0 ! !�/soc/pinctrl@f100000/qup4_se0_l1 ! !�/soc/pinctrl@f100000/qup4_se0_l2 ! "/soc/pinctrl@f100000/qup4_se0_l3 ! "/soc/pinctrl@f100000/qup4_se1_l0 ! " /soc/pinctrl@f100000/qup4_se1_l1 ! "*/soc/pinctrl@f100000/qup4_se1_l2 ! "6/soc/pinctrl@f100000/qup4_se1_l3 ! "B/soc/pinctrl@f100000/qup4_se2_l0 ! "N/soc/pinctrl@f100000/qup4_se2_l1 ! "Z/soc/pinctrl@f100000/qup4_se2_l2 ! "f/soc/pinctrl@f100000/qup4_se2_l3 ! "r/soc/pinctrl@f100000/qup4_se3_l0 ! "~/soc/pinctrl@f100000/qup4_se3_l1 ! "�/soc/pinctrl@f100000/qup4_se3_l2 & "�/soc/pinctrl@f100000/qup4_se3_l3_mira & "�/soc/pinctrl@f100000/qup4_se3_l3_mirb ! "�/soc/pinctrl@f100000/qup4_se4_l0 ! "�/soc/pinctrl@f100000/qup4_se4_l1 ! "�/soc/pinctrl@f100000/qup4_se4_l2 & "�/soc/pinctrl@f100000/qup4_se4_l3_mira & "�/soc/pinctrl@f100000/qup4_se4_l3_mirb - "�/soc/pinctrl@f100000/top_qup1_se0_i2c_active , #/soc/pinctrl@f100000/top_qup1_se0_i2c_sleep - #-/soc/pinctrl@f100000/top_qup1_se0_spi_active , #E/soc/pinctrl@f100000/top_qup1_se0_spi_sleep . #\/soc/pinctrl@f100000/top_qup1_se0_uart_active - #u/soc/pinctrl@f100000/top_qup1_se0_uart_sleep - #�/soc/pinctrl@f100000/top_qup1_se1_i2c_active , #�/soc/pinctrl@f100000/top_qup1_se1_i2c_sleep - #�/soc/pinctrl@f100000/top_qup1_se1_spi_active , #�/soc/pinctrl@f100000/top_qup1_se1_spi_sleep . #�/soc/pinctrl@f100000/top_qup1_se1_uart_active - $/soc/pinctrl@f100000/top_qup1_se1_uart_sleep - $ /soc/pinctrl@f100000/top_qup1_se2_i2c_active , $4/soc/pinctrl@f100000/top_qup1_se2_i2c_sleep - $K/soc/pinctrl@f100000/top_qup1_se2_spi_active , $c/soc/pinctrl@f100000/top_qup1_se2_spi_sleep . $z/soc/pinctrl@f100000/top_qup1_se2_uart_active - $�/soc/pinctrl@f100000/top_qup1_se2_uart_sleep - $�/soc/pinctrl@f100000/top_qup1_se3_i2c_active , $�/soc/pinctrl@f100000/top_qup1_se3_i2c_sleep - $�/soc/pinctrl@f100000/top_qup1_se3_spi_active , $�/soc/pinctrl@f100000/top_qup1_se3_spi_sleep . % /soc/pinctrl@f100000/top_qup1_se3_uart_active - %"/soc/pinctrl@f100000/top_qup1_se3_uart_sleep - %:/soc/pinctrl@f100000/top_qup1_se4_i2c_active , %R/soc/pinctrl@f100000/top_qup1_se4_i2c_sleep - %i/soc/pinctrl@f100000/top_qup1_se4_i3c_active , %�/soc/pinctrl@f100000/top_qup1_se4_i3c_sleep 1 %�/soc/pinctrl@f100000/top_qup1_se4_i3c_ibi_active 0 %�/soc/pinctrl@f100000/top_qup1_se4_i3c_ibi_sleep - %�/soc/pinctrl@f100000/top_qup1_se4_spi_active , %�/soc/pinctrl@f100000/top_qup1_se4_spi_sleep . %�/soc/pinctrl@f100000/top_qup1_se4_uart_active - &/soc/pinctrl@f100000/top_qup1_se4_uart_sleep - &//soc/pinctrl@f100000/top_qup1_se5_i2c_active , &G/soc/pinctrl@f100000/top_qup1_se5_i2c_sleep - &^/soc/pinctrl@f100000/top_qup1_se5_spi_active , &v/soc/pinctrl@f100000/top_qup1_se5_spi_sleep . &�/soc/pinctrl@f100000/top_qup1_se5_uart_active - &�/soc/pinctrl@f100000/top_qup1_se5_uart_sleep - &�/soc/pinctrl@f100000/top_qup1_se6_i2c_active , &�/soc/pinctrl@f100000/top_qup1_se6_i2c_sleep - &�/soc/pinctrl@f100000/top_qup1_se6_spi_active , '/soc/pinctrl@f100000/top_qup1_se6_spi_sleep . ' /soc/pinctrl@f100000/top_qup1_se6_uart_active - '5/soc/pinctrl@f100000/top_qup1_se6_uart_sleep - 'M/soc/pinctrl@f100000/top_qup1_se7_i2c_active , 'e/soc/pinctrl@f100000/top_qup1_se7_i2c_sleep - '|/soc/pinctrl@f100000/top_qup1_se7_i3c_active , '�/soc/pinctrl@f100000/top_qup1_se7_i3c_sleep 1 '�/soc/pinctrl@f100000/top_qup1_se7_i3c_ibi_active 0 '�/soc/pinctrl@f100000/top_qup1_se7_i3c_ibi_sleep - '�/soc/pinctrl@f100000/top_qup1_se7_spi_active , '�/soc/pinctrl@f100000/top_qup1_se7_spi_sleep . (/soc/pinctrl@f100000/top_qup1_se7_uart_active - (*/soc/pinctrl@f100000/top_qup1_se7_uart_sleep - (B/soc/pinctrl@f100000/top_qup2_se0_i2c_active , (Z/soc/pinctrl@f100000/top_qup2_se0_i2c_sleep - (q/soc/pinctrl@f100000/top_qup2_se0_i3c_active , (�/soc/pinctrl@f100000/top_qup2_se0_i3c_sleep 1 (�/soc/pinctrl@f100000/top_qup2_se0_i3c_ibi_active 0 (�/soc/pinctrl@f100000/top_qup2_se0_i3c_ibi_sleep - (�/soc/pinctrl@f100000/top_qup2_se0_spi_active , (�/soc/pinctrl@f100000/top_qup2_se0_spi_sleep . )/soc/pinctrl@f100000/top_qup2_se0_uart_active - ) /soc/pinctrl@f100000/top_qup2_se0_uart_sleep - )7/soc/pinctrl@f100000/top_qup2_se1_i2c_active , )O/soc/pinctrl@f100000/top_qup2_se1_i2c_sleep - )f/soc/pinctrl@f100000/top_qup2_se1_i3c_active , )~/soc/pinctrl@f100000/top_qup2_se1_i3c_sleep 1 )�/soc/pinctrl@f100000/top_qup2_se1_i3c_ibi_active 0 )�/soc/pinctrl@f100000/top_qup2_se1_i3c_ibi_sleep - )�/soc/pinctrl@f100000/top_qup2_se1_spi_active , )�/soc/pinctrl@f100000/top_qup2_se1_spi_sleep . )�/soc/pinctrl@f100000/top_qup2_se1_uart_active - */soc/pinctrl@f100000/top_qup2_se1_uart_sleep - *,/soc/pinctrl@f100000/top_qup2_se2_i2c_active , *D/soc/pinctrl@f100000/top_qup2_se2_i2c_sleep - *[/soc/pinctrl@f100000/top_qup2_se2_spi_active , *s/soc/pinctrl@f100000/top_qup2_se2_spi_sleep . *�/soc/pinctrl@f100000/top_qup2_se2_uart_active - *�/soc/pinctrl@f100000/top_qup2_se2_uart_sleep - *�/soc/pinctrl@f100000/top_qup2_se3_i2c_active , *�/soc/pinctrl@f100000/top_qup2_se3_i2c_sleep - *�/soc/pinctrl@f100000/top_qup2_se3_spi_active , +/soc/pinctrl@f100000/top_qup2_se3_spi_sleep . +/soc/pinctrl@f100000/top_qup2_se3_uart_active - +2/soc/pinctrl@f100000/top_qup2_se3_uart_sleep - +J/soc/pinctrl@f100000/top_qup2_se4_i2c_active , +b/soc/pinctrl@f100000/top_qup2_se4_i2c_sleep - +y/soc/pinctrl@f100000/top_qup2_se4_spi_active , +�/soc/pinctrl@f100000/top_qup2_se4_spi_sleep . +�/soc/pinctrl@f100000/top_qup2_se4_uart_active - +�/soc/pinctrl@f100000/top_qup2_se4_uart_sleep - +�/soc/pinctrl@f100000/top_qup3_se0_i2c_active , +�/soc/pinctrl@f100000/top_qup3_se0_i2c_sleep - ,/soc/pinctrl@f100000/top_qup3_se0_spi_active , , /soc/pinctrl@f100000/top_qup3_se0_spi_sleep . ,7/soc/pinctrl@f100000/top_qup3_se0_uart_active - ,P/soc/pinctrl@f100000/top_qup3_se0_uart_sleep - ,h/soc/pinctrl@f100000/top_qup3_se1_i2c_active , ,�/soc/pinctrl@f100000/top_qup3_se1_i2c_sleep - ,�/soc/pinctrl@f100000/top_qup3_se1_i3c_active , ,�/soc/pinctrl@f100000/top_qup3_se1_i3c_sleep 1 ,�/soc/pinctrl@f100000/top_qup3_se1_i3c_ibi_active 0 ,�/soc/pinctrl@f100000/top_qup3_se1_i3c_ibi_sleep - ,�/soc/pinctrl@f100000/top_qup3_se1_spi_active , -/soc/pinctrl@f100000/top_qup3_se1_spi_sleep . -,/soc/pinctrl@f100000/top_qup3_se1_uart_active - -E/soc/pinctrl@f100000/top_qup3_se1_uart_sleep - -]/soc/pinctrl@f100000/top_qup3_se2_i2c_active , -u/soc/pinctrl@f100000/top_qup3_se2_i2c_sleep - -�/soc/pinctrl@f100000/top_qup3_se2_i3c_active , -�/soc/pinctrl@f100000/top_qup3_se2_i3c_sleep 1 -�/soc/pinctrl@f100000/top_qup3_se2_i3c_ibi_active 0 -�/soc/pinctrl@f100000/top_qup3_se2_i3c_ibi_sleep - -�/soc/pinctrl@f100000/top_qup3_se2_spi_active , . /soc/pinctrl@f100000/top_qup3_se2_spi_sleep . .!/soc/pinctrl@f100000/top_qup3_se2_uart_active - .:/soc/pinctrl@f100000/top_qup3_se2_uart_sleep - .R/soc/pinctrl@f100000/top_qup3_se3_i2c_active , .j/soc/pinctrl@f100000/top_qup3_se3_i2c_sleep - .�/soc/pinctrl@f100000/top_qup3_se3_spi_active , .�/soc/pinctrl@f100000/top_qup3_se3_spi_sleep . .�/soc/pinctrl@f100000/top_qup3_se3_uart_active - .�/soc/pinctrl@f100000/top_qup3_se3_uart_sleep - .�/soc/pinctrl@f100000/top_qup3_se4_i2c_active , .�/soc/pinctrl@f100000/top_qup3_se4_i2c_sleep - //soc/pinctrl@f100000/top_qup3_se4_spi_active , /(/soc/pinctrl@f100000/top_qup3_se4_spi_sleep . /?/soc/pinctrl@f100000/top_qup3_se4_uart_active - /X/soc/pinctrl@f100000/top_qup3_se4_uart_sleep - /p/soc/pinctrl@f100000/top_qup3_se5_i2c_active , /�/soc/pinctrl@f100000/top_qup3_se5_i2c_sleep - /�/soc/pinctrl@f100000/top_qup3_se5_spi_active , /�/soc/pinctrl@f100000/top_qup3_se5_spi_sleep . /�/soc/pinctrl@f100000/top_qup3_se5_uart_active - /�/soc/pinctrl@f100000/top_qup3_se5_uart_sleep - /�/soc/pinctrl@f100000/top_qup4_se0_i2c_active , 0/soc/pinctrl@f100000/top_qup4_se0_i2c_sleep - 0./soc/pinctrl@f100000/top_qup4_se0_i3c_active , 0F/soc/pinctrl@f100000/top_qup4_se0_i3c_sleep 1 0]/soc/pinctrl@f100000/top_qup4_se0_i3c_ibi_active 0 0y/soc/pinctrl@f100000/top_qup4_se0_i3c_ibi_sleep - 0�/soc/pinctrl@f100000/top_qup4_se0_spi_active , 0�/soc/pinctrl@f100000/top_qup4_se0_spi_sleep . 0�/soc/pinctrl@f100000/top_qup4_se0_uart_active - 0�/soc/pinctrl@f100000/top_qup4_se0_uart_sleep - 0�/soc/pinctrl@f100000/top_qup4_se1_i2c_active , 1 /soc/pinctrl@f100000/top_qup4_se1_i2c_sleep - 1#/soc/pinctrl@f100000/top_qup4_se1_i3c_active , 1;/soc/pinctrl@f100000/top_qup4_se1_i3c_sleep 1 1R/soc/pinctrl@f100000/top_qup4_se1_i3c_ibi_active 0 1n/soc/pinctrl@f100000/top_qup4_se1_i3c_ibi_sleep - 1�/soc/pinctrl@f100000/top_qup4_se1_spi_active , 1�/soc/pinctrl@f100000/top_qup4_se1_spi_sleep . 1�/soc/pinctrl@f100000/top_qup4_se1_uart_active - 1�/soc/pinctrl@f100000/top_qup4_se1_uart_sleep - 1�/soc/pinctrl@f100000/top_qup4_se2_i2c_active , 2/soc/pinctrl@f100000/top_qup4_se2_i2c_sleep - 2/soc/pinctrl@f100000/top_qup4_se2_i3c_active , 20/soc/pinctrl@f100000/top_qup4_se2_i3c_sleep 1 2G/soc/pinctrl@f100000/top_qup4_se2_i3c_ibi_active 0 2c/soc/pinctrl@f100000/top_qup4_se2_i3c_ibi_sleep - 2~/soc/pinctrl@f100000/top_qup4_se2_spi_active , 2�/soc/pinctrl@f100000/top_qup4_se2_spi_sleep . 2�/soc/pinctrl@f100000/top_qup4_se2_uart_active - 2�/soc/pinctrl@f100000/top_qup4_se2_uart_sleep - 2�/soc/pinctrl@f100000/top_qup4_se3_i2c_active , 2�/soc/pinctrl@f100000/top_qup4_se3_i2c_sleep - 3 /soc/pinctrl@f100000/top_qup4_se3_spi_active , 3%/soc/pinctrl@f100000/top_qup4_se3_spi_sleep . 3</soc/pinctrl@f100000/top_qup4_se3_uart_active - 3U/soc/pinctrl@f100000/top_qup4_se3_uart_sleep - 3m/soc/pinctrl@f100000/top_qup4_se4_i2c_active , 3�/soc/pinctrl@f100000/top_qup4_se4_i2c_sleep - 3�/soc/pinctrl@f100000/top_qup4_se4_spi_active , 3�/soc/pinctrl@f100000/top_qup4_se4_spi_sleep . 3�/soc/pinctrl@f100000/top_qup4_se4_uart_active - 3�/soc/pinctrl@f100000/top_qup4_se4_uart_sleep 3�/soc/pinctrl@7F60000 4/soc/pinctrl@7DC0000 % 4/soc/pinctrl@7DC0000/ssc_gpio_10_clk % 4 /soc/pinctrl@7DC0000/ssc_gpio_11_clk % 4./soc/pinctrl@7DC0000/ssc_gpio_12_clk % 4>/soc/pinctrl@7DC0000/ssc_gpio_13_clk % 4N/soc/pinctrl@7DC0000/ssc_gpio_14_clk % 4^/soc/pinctrl@7DC0000/ssc_gpio_15_clk % 4n/soc/pinctrl@7DC0000/ssc_gpio_18_clk % 4~/soc/pinctrl@7DC0000/ssc_gpio_19_clk % 4�/soc/pinctrl@7DC0000/ssc_gpio_26_clk % 4�/soc/pinctrl@7DC0000/ssc_gpio_27_clk % 4�/soc/pinctrl@7DC0000/ssc_gpio_30_clk % 4�/soc/pinctrl@7DC0000/ssc_gpio_31_clk % 4�/soc/pinctrl@7DC0000/ssc_gpio_32_clk % 4�/soc/pinctrl@7DC0000/ssc_gpio_33_clk % 4�/soc/pinctrl@7DC0000/ssc_gpio_34_clk % 4�/soc/pinctrl@7DC0000/ssc_gpio_35_clk % 5/soc/pinctrl@7DC0000/ssc_gpio_38_clk % 5 /soc/pinctrl@7DC0000/ssc_gpio_39_clk $ 5./soc/pinctrl@7DC0000/ssc_gpio_6_clk $ 5=/soc/pinctrl@7DC0000/ssc_gpio_7_clk % 5L/soc/pinctrl@7DC0000/ssc_qup0_se0_l0 % 5\/soc/pinctrl@7DC0000/ssc_qup0_se0_l1 % 5l/soc/pinctrl@7DC0000/ssc_qup0_se1_l0 % 5|/soc/pinctrl@7DC0000/ssc_qup0_se1_l1 % 5�/soc/pinctrl@7DC0000/ssc_qup0_se2_l0 % 5�/soc/pinctrl@7DC0000/ssc_qup0_se2_l1 % 5�/soc/pinctrl@7DC0000/ssc_qup0_se2_l2 % 5�/soc/pinctrl@7DC0000/ssc_qup0_se2_l3 % 5�/soc/pinctrl@7DC0000/ssc_qup0_se2_l4 % 5�/soc/pinctrl@7DC0000/ssc_qup0_se2_l5 % 5�/soc/pinctrl@7DC0000/ssc_qup0_se3_l0 % 5�/soc/pinctrl@7DC0000/ssc_qup0_se3_l1 % 6 /soc/pinctrl@7DC0000/ssc_qup0_se4_l0 % 6 /soc/pinctrl@7DC0000/ssc_qup0_se4_l1 % 6,/soc/pinctrl@7DC0000/ssc_qup0_se4_l2 % 6</soc/pinctrl@7DC0000/ssc_qup0_se4_l3 % 6L/soc/pinctrl@7DC0000/ssc_qup0_se4_l4 % 6\/soc/pinctrl@7DC0000/ssc_qup0_se4_l5 % 6l/soc/pinctrl@7DC0000/ssc_qup0_se5_l0 % 6|/soc/pinctrl@7DC0000/ssc_qup0_se5_l1 % 6�/soc/pinctrl@7DC0000/ssc_qup0_se5_l2 % 6�/soc/pinctrl@7DC0000/ssc_qup0_se5_l3 % 6�/soc/pinctrl@7DC0000/ssc_qup0_se6_l0 % 6�/soc/pinctrl@7DC0000/ssc_qup0_se6_l1 % 6�/soc/pinctrl@7DC0000/ssc_qup0_se6_l2 % 6�/soc/pinctrl@7DC0000/ssc_qup0_se6_l3 % 6�/soc/pinctrl@7DC0000/ssc_qup0_se7_l0 % 6�/soc/pinctrl@7DC0000/ssc_qup0_se7_l1 % 7 /soc/pinctrl@7DC0000/ssc_qup0_se7_l2 % 7 /soc/pinctrl@7DC0000/ssc_qup0_se7_l3 % 7,/soc/pinctrl@7DC0000/ssc_qup1_se0_l0 % 7</soc/pinctrl@7DC0000/ssc_qup1_se0_l1 % 7L/soc/pinctrl@7DC0000/ssc_qup1_se1_l0 % 7\/soc/pinctrl@7DC0000/ssc_qup1_se1_l1 % 7l/soc/pinctrl@7DC0000/ssc_qup1_se2_l0 % 7|/soc/pinctrl@7DC0000/ssc_qup1_se2_l1 % 7�/soc/pinctrl@7DC0000/ssc_qup1_se2_l2 % 7�/soc/pinctrl@7DC0000/ssc_qup1_se2_l3 % 7�/soc/pinctrl@7DC0000/ssc_qup1_se3_l0 % 7�/soc/pinctrl@7DC0000/ssc_qup1_se3_l1 % 7�/soc/pinctrl@7DC0000/ssc_qup1_se4_l0 % 7�/soc/pinctrl@7DC0000/ssc_qup1_se4_l1 % 7�/soc/pinctrl@7DC0000/ssc_qup1_se5_l0 % 7�/soc/pinctrl@7DC0000/ssc_qup1_se5_l1 % 8 /soc/pinctrl@7DC0000/ssc_qup1_se5_l2 % 8 /soc/pinctrl@7DC0000/ssc_qup1_se5_l3 % 8,/soc/pinctrl@7DC0000/ssc_qup1_se6_l0 % 8</soc/pinctrl@7DC0000/ssc_qup1_se6_l1 % 8L/soc/pinctrl@7DC0000/ssc_qup1_se6_l2 % 8\/soc/pinctrl@7DC0000/ssc_qup1_se6_l3 % 8l/soc/pinctrl@7DC0000/ssc_qup1_se7_l0 % 8|/soc/pinctrl@7DC0000/ssc_qup1_se7_l1 - 8�/soc/pinctrl@7DC0000/qup_ssc0_se0_i2c_active , 8�/soc/pinctrl@7DC0000/qup_ssc0_se0_i2c_sleep - 8�/soc/pinctrl@7DC0000/qup_ssc0_se0_i3c_active , 8�/soc/pinctrl@7DC0000/qup_ssc0_se0_i3c_sleep 1 8�/soc/pinctrl@7DC0000/qup_ssc0_se0_i3c_ibi_active 0 9/soc/pinctrl@7DC0000/qup_ssc0_se0_i3c_ibi_sleep - 9!/soc/pinctrl@7DC0000/qup_ssc0_se1_i2c_active , 99/soc/pinctrl@7DC0000/qup_ssc0_se1_i2c_sleep - 9P/soc/pinctrl@7DC0000/qup_ssc0_se1_i3c_active , 9h/soc/pinctrl@7DC0000/qup_ssc0_se1_i3c_sleep 1 9/soc/pinctrl@7DC0000/qup_ssc0_se1_i3c_ibi_active 0 9�/soc/pinctrl@7DC0000/qup_ssc0_se1_i3c_ibi_sleep - 9�/soc/pinctrl@7DC0000/qup_ssc0_se2_i2c_active , 9�/soc/pinctrl@7DC0000/qup_ssc0_se2_i2c_sleep - 9�/soc/pinctrl@7DC0000/qup_ssc0_se2_i3c_active , 9�/soc/pinctrl@7DC0000/qup_ssc0_se2_i3c_sleep 1 :/soc/pinctrl@7DC0000/qup_ssc0_se2_i3c_ibi_active 0 :0/soc/pinctrl@7DC0000/qup_ssc0_se2_i3c_ibi_sleep - :K/soc/pinctrl@7DC0000/qup_ssc0_se2_spi_active , :c/soc/pinctrl@7DC0000/qup_ssc0_se2_spi_sleep / :z/soc/pinctrl@7DC0000/qup_ssc0_se2_spi_3w_sleep 0 :�/soc/pinctrl@7DC0000/qup_ssc0_se2_spi_3w_active - :�/soc/pinctrl@7DC0000/qup_ssc0_se3_i2c_active , :�/soc/pinctrl@7DC0000/qup_ssc0_se3_i2c_sleep - :�/soc/pinctrl@7DC0000/qup_ssc0_se3_i3c_active , :�/soc/pinctrl@7DC0000/qup_ssc0_se3_i3c_sleep 1 ; /soc/pinctrl@7DC0000/qup_ssc0_se3_i3c_ibi_active 0 ;)/soc/pinctrl@7DC0000/qup_ssc0_se3_i3c_ibi_sleep - ;D/soc/pinctrl@7DC0000/qup_ssc0_se4_i2c_active , ;\/soc/pinctrl@7DC0000/qup_ssc0_se4_i2c_sleep - ;s/soc/pinctrl@7DC0000/qup_ssc0_se4_spi_active , ;�/soc/pinctrl@7DC0000/qup_ssc0_se4_spi_sleep 0 ;�/soc/pinctrl@7DC0000/qup_ssc0_se4_spi_3w_active / ;�/soc/pinctrl@7DC0000/qup_ssc0_se4_spi_3w_sleep - ;�/soc/pinctrl@7DC0000/qup_ssc0_se5_i2c_active , ;�/soc/pinctrl@7DC0000/qup_ssc0_se5_i2c_sleep - </soc/pinctrl@7DC0000/qup_ssc0_se5_spi_active , < /soc/pinctrl@7DC0000/qup_ssc0_se5_spi_sleep 0 <5/soc/pinctrl@7DC0000/qup_ssc0_se5_spi_3w_active / <P/soc/pinctrl@7DC0000/qup_ssc0_se5_spi_3w_sleep . <j/soc/pinctrl@7DC0000/qup_ssc0_se5_uart_active - <�/soc/pinctrl@7DC0000/qup_ssc0_se5_uart_sleep - <�/soc/pinctrl@7DC0000/qup_ssc0_se6_i2c_active , <�/soc/pinctrl@7DC0000/qup_ssc0_se6_i2c_sleep - <�/soc/pinctrl@7DC0000/qup_ssc0_se6_i3c_active , <�/soc/pinctrl@7DC0000/qup_ssc0_se6_i3c_sleep 1 <�/soc/pinctrl@7DC0000/qup_ssc0_se6_i3c_ibi_active 0 =/soc/pinctrl@7DC0000/qup_ssc0_se6_i3c_ibi_sleep . =0/soc/pinctrl@7DC0000/qup_ssc0_se6_uart_active - =I/soc/pinctrl@7DC0000/qup_ssc0_se6_uart_sleep - =a/soc/pinctrl@7DC0000/qup_ssc0_se7_i2c_active , =y/soc/pinctrl@7DC0000/qup_ssc0_se7_i2c_sleep . =�/soc/pinctrl@7DC0000/qup_ssc0_se7_uart_active - =�/soc/pinctrl@7DC0000/qup_ssc0_se7_uart_sleep - =�/soc/pinctrl@7DC0000/qup_ssc1_se0_i2c_active , =�/soc/pinctrl@7DC0000/qup_ssc1_se0_i2c_sleep - =�/soc/pinctrl@7DC0000/qup_ssc1_se0_i3c_active , >/soc/pinctrl@7DC0000/qup_ssc1_se0_i3c_sleep 1 > /soc/pinctrl@7DC0000/qup_ssc1_se0_i3c_ibi_active 0 >;/soc/pinctrl@7DC0000/qup_ssc1_se0_i3c_ibi_sleep - >V/soc/pinctrl@7DC0000/qup_ssc1_se1_i2c_active , >n/soc/pinctrl@7DC0000/qup_ssc1_se1_i2c_sleep - >�/soc/pinctrl@7DC0000/qup_ssc1_se1_i3c_active , >�/soc/pinctrl@7DC0000/qup_ssc1_se1_i3c_sleep 1 >�/soc/pinctrl@7DC0000/qup_ssc1_se1_i3c_ibi_active 0 >�/soc/pinctrl@7DC0000/qup_ssc1_se1_i3c_ibi_sleep - >�/soc/pinctrl@7DC0000/qup_ssc1_se2_i2c_active , ?/soc/pinctrl@7DC0000/qup_ssc1_se2_i2c_sleep - ?/soc/pinctrl@7DC0000/qup_ssc1_se2_i3c_active , ?2/soc/pinctrl@7DC0000/qup_ssc1_se2_i3c_sleep 1 ?I/soc/pinctrl@7DC0000/qup_ssc1_se2_i3c_ibi_active 0 ?e/soc/pinctrl@7DC0000/qup_ssc1_se2_i3c_ibi_sleep - ?�/soc/pinctrl@7DC0000/qup_ssc1_se2_spi_active , ?�/soc/pinctrl@7DC0000/qup_ssc1_se2_spi_sleep 0 ?�/soc/pinctrl@7DC0000/qup_ssc1_se2_spi_3w_active / ?�/soc/pinctrl@7DC0000/qup_ssc1_se2_spi_3w_sleep - ?�/soc/pinctrl@7DC0000/qup_ssc1_se3_i2c_active , ?�/soc/pinctrl@7DC0000/qup_ssc1_se3_i2c_sleep - @/soc/pinctrl@7DC0000/qup_ssc1_se3_i3c_active , @+/soc/pinctrl@7DC0000/qup_ssc1_se3_i3c_sleep 1 @B/soc/pinctrl@7DC0000/qup_ssc1_se3_i3c_ibi_active 0 @^/soc/pinctrl@7DC0000/qup_ssc1_se3_i3c_ibi_sleep - @y/soc/pinctrl@7DC0000/qup_ssc1_se4_i2c_active , @�/soc/pinctrl@7DC0000/qup_ssc1_se4_i2c_sleep - @�/soc/pinctrl@7DC0000/qup_ssc1_se5_i2c_active , @�/soc/pinctrl@7DC0000/qup_ssc1_se5_i2c_sleep - @�/soc/pinctrl@7DC0000/qup_ssc1_se5_spi_active , @�/soc/pinctrl@7DC0000/qup_ssc1_se5_spi_sleep 0 A/soc/pinctrl@7DC0000/qup_ssc1_se5_spi_3w_active / A!/soc/pinctrl@7DC0000/qup_ssc1_se5_spi_3w_sleep - A;/soc/pinctrl@7DC0000/qup_ssc1_se6_i2c_active , AS/soc/pinctrl@7DC0000/qup_ssc1_se6_i2c_sleep - Aj/soc/pinctrl@7DC0000/qup_ssc1_se6_i3c_active , A�/soc/pinctrl@7DC0000/qup_ssc1_se6_i3c_sleep 1 A�/soc/pinctrl@7DC0000/qup_ssc1_se6_i3c_ibi_active 0 A�/soc/pinctrl@7DC0000/qup_ssc1_se6_i3c_ibi_sleep . A�/soc/pinctrl@7DC0000/qup_ssc1_se6_uart_active - A�/soc/pinctrl@7DC0000/qup_ssc1_se6_uart_sleep - B/soc/pinctrl@7DC0000/qup_ssc1_se7_i2c_active , B/soc/pinctrl@7DC0000/qup_ssc1_se7_i2c_sleep B0/soc/vdd_mxa B8/soc/vdd_mxc B@/soc/vdd_cx BG/soc/vdd_lpi_mx BR/soc/vdd_lpi_cx B]/soc/systemcache@31800000 Bj/soc/clock-controller@100000 Bn/soc/clock-controller@7000000 Bz/soc/clock-controller@3a20000 B�/soc/clock-controller@7f00000 B�/soc/clock-controller@73c0000 B�/soc/clock-controller@7540000 B�/soc/clock-controller@8400000 B�/soc/cesta@7a13000 B�/soc/spmi-bus@c400000 B�/soc/spmi-bus@c400000/pmic@0 6 B�/soc/spmi-bus@c400000/pmic@0/spmi-vadc@92/therm_table B�/soc/spmi-bus@c436000 9 B�/soc/kernel_test_devices@0/interrupt-controller@10140000 B�/soc/ibi_top_0_cfg@EC90000 C/soc/ibi_top_1_cfg@ECA0000 C/soc/ibi_top_2_cfg@ECB0000 C /soc/ibi_top_3_cfg@ECC0000 C+/soc/ibi_top_4_cfg@ECD0000 C9/soc/ibi_top_5_cfg@ECE0000 CG/soc/ibi_top_6_cfg@ECF0000 CU/soc/ibi_top_7_cfg@ED00000 Cc/soc/ibi_top_8_cfg@ED10000 Cq/soc/ibi_top_9_cfg@ED20000 C/soc/ibi_top_10_cfg@ED30000 C�/soc/ssc_ibi_cd_domains C�/soc/ibi_ssc_0_cfg@7D00000 C�/soc/ibi_ssc_1_cfg@7D10000 C�/soc/ibi_ssc_2_cfg@7D20000 C�/soc/ibi_ssc_3_cfg@7D30000 C�/soc/ibi_ssc_4_cfg@7D40000 C�/soc/ibi_ssc_5_cfg@7D50000 C�/soc/ibi_ssc_6_cfg@7D60000 D/soc/ibi_ssc_7_cfg@7D70000 D/soc/ibi_ssc_8_cfg@7D80000 D /soc/ibi_ssc_9_cfg@7D90000 D-/soc/qdss/tpath_stm D7/soc/funnel@10041000 DS/soc/funnel@11304000 �/soc/tnoc@11331000 e/soc/tnoc@11344000 Da/soc/tpda@1135D000 D|/soc/tpda@11359000 D�/sw ' D�/sw/prm/prm_rsrcs/prm-regulator-b1b-e0 ' D�/sw/prm/prm_rsrcs/prm-regulator-l1b-e0 ' D�/sw/prm/prm_rsrcs/prm-regulator-l2b-e0 ( D�/sw/prm/prm_rsrcs/prm-regulator-l18b-e0 ' D�/sw/prm/prm_rsrcs/prm-regulator-l3d-e0 ' D�/sw/prm/prm_rsrcs/prm-regulator-l4d-e0 ' D�/sw/prm/prm_rsrcs/prm-regulator-l1i-e0 ' D�/sw/prm/prm_rsrcs/prm-regulator-l5n-e1 ( D�/sw/prm/prm_rsrcs/prm-regulator-ls1b-e0 ( D�/sw/prm/prm_rsrcs/prm-regulator-ls2b-e0 ( D�/sw/prm/prm_rsrcs/prm-regulator-ls3b-e0 ( D�/sw/prm/prm_rsrcs/prm-regulator-ls4b-e0 D�/sw/prm/prm-pam D�/sw/prm/prm-pam/pcie0 model compatible #address-cells #size-cells proc-name chip-info phandle supported-hosts host remote-host fifo-size mtu-size irq-out qos-max-rate channel-name mailbox-area-size-bytes master-mailbox-size-bytes max-tx-pending-items is-master mailbox-desc-start host-name id transport remote-ss ch-name options priority stack-size intents tx-channel rx-channel host-id fflags max-entries dest proc irq core-top-csr-str tcsr-base mutex-offsets-data wonce-offsets reg client protocol-name protocol-idx interrupt-parent interrupts #signals client-mapping offset out-mask timer-name timer-freq timer-num timer-interrupt ngpios width qcom,strongpull egpio gpio-controller #gpio-cells interrupt-types interrupt-names summary-targetproc global-ctxt-name mux config qcom,slewrate qcom,sleep-config regulator-name regulator-min-microvolt regulator-max-microvolt regulator-init-microvolt qcom,resource-name qcom,all-pd-regulator qcom,lpr-enable qcom,drv-id reg-names llcc-common-reg llcc-lcp-reg partial-cache lpi-shared-reg lpi-base scid #clock-cells use-interrupt sid mid pmic bid therm-tbl label hw-ch hw-settle avg-sp dec-ratio cal-method scaling scale-fcn pull-up asid arr_id table hw-common-params adctm-hw-params trip-range interrupt-controller #interrupt-cells message num_ssc_qup ibi_base protocol se_island_config tre_list_size ibi_se_index se_mode load_fw dfs_mode ibi_id gpii gpii_irq mgr_irq status clock-names clocks qup_id qup_common_offset se_wrapper_base_offset core_frequency qup_flags num_se sdc_gpii_list core_offset ibi_instance se_flags FIFO_MODE protocol_supported interface_supported num_gpiis ring_size_multiplier core_irq pdc_irq parent_wakeup_gpio shared_se od_frequency i2c_hs_i3c_src_freq is_pipeline_enable log_level pinctrl-names pinctrl-0 pinctrl-1 pinctrl-2 pinctrl-3 pinctrl-4 pinctrl-5 pinctrl-6 pinctrl-7 pinctrl-8 pinctrl-9 i2c_hub num_top_qups irq_num qup0_cfg qup1_cfg qup2_cfg qup3_cfg qup4_cfg qupc_cmn_offset gpii_ch_offset gpii_ch_size bmi_offset bmi_size num_gpii_channels num_bmis max_xfer_retries gpii_ch_irq gsi_pa qupc_qup_instance_id gpii_irq_offset psc_ic_bit_offset qupc_sh_mem_offset qupc_sh_mem_size vendor_sh_mem_offset vendor_sh_mem_size tcsr_addr tcsr_gpii_offset tcsr_irq gpii_interrupts num_gpii active type base_port num_ports atid sync_period tpdm_name tpda tpda_port dataset cti_channels cti_triggers dbg_regs pwrdbg_ctrl_reg lpi_funnel lpi_funnel_port port_lpass_lpi_lpass_lpi_trace_noc port_ddrss_lpi_ddrss_lpi_trace_noc tpath cti_name tnoc_id tnoc_funnel_name tstype tpda_name port_occupied_mask restart cacheable island_resident nature_type dt_type pd_name spawn_attr pram_name pram_size pt_name wdog_irq_num err_irq_num code_ram_addr data_ram_addr code_ram_size data_ram_size pram_addr ssc_sdc_physpool_addr ssc_sdc_physpool_size ipcmem_physpool_addr ipcmem_physpool_size service_id image_idx eic_crash_enable eic_crash_type eic_crash_delay pd_timeout_exit_msec threshold_timeout_sec num_pdrs_log pd_binary_local_path pd_binary_remote_path pd_mon_install_attr pd_mon_image_sw_id subdomain_name callstack_smem_id pd_mon_restart_enable pd_mon_dump_disable rcinit_term_err_fatal_enable rcinit_term_timeout rcinit_term_timeout_group_0 rcinit_term_timeout_group_1 rcinit_term_timeout_group_2 rcinit_term_timeout_group_3 rcinit_term_timeout_group_4 rcinit_term_timeout_group_5 rcinit_term_timeout_group_6 rcinit_term_timeout_group_7 rcinit_term_latency_enable servreg_local_domain servreg_soc_name servreg_domain_name servreg_subdomain_name servreg_qmi_instance_id ssctl_srv sys_m_smem_ssr_res wdog_nmi_time wdog_bite_time wdog_bark_time wdog_status wdog_ctl wdog_bite_nmi wdog_reset wdog_nmi_time_data_bmsk wdog_bite_time_data_bmsk wdog_bark_time_data_bmsk wdog_ctl_wdog_to_nmi_en_bmsk wdog_ctl_wdog_to_nmi_en_shft wdog_ctl_enable_bmsk wdog_ctl_enable_shft wdog_reset_wdog_reset_shft image_id client_name client_id amss_heap_caller_level qdss_service_id llccs scid-mapping-reg usecase-id dump-pools diag_cmd_request_f diag_start_stress_test_f diag_stress_test_loopback diag_legacy_health_count_base diag_get_max_req_pkt_len diag_delay_health_count_base diag_dcm_cmd_reg_test_base diag_ulogdiag_processor_id diag_subsys_id_base diag_flow_control_count_base diag_dsm_chained_count_base diag_get_cmd_reg_tbl diag_subsys_mask_retrieval_base diag_f3_trace_set_config diag_tx_mode_config diag_stress_test_delayed_rsp diag_drop_threshold_config diag_query_enable diag_get_time_api diag_get_drop_per diag_uimage_health_stats diag_start_stress_test_adv_f diag_health_stats_base diag_get_set_drain_param diag_set_drain_prop diag_health_report_config diag_get_set_client_settings diag_lock_buffer_api diag_instance_id_base diag_err_ulog_size diag_debug_ulog_size diag_cmd_ulog_size diag_data_ulog_size diag_qdss_ulog_size diag_ctrl_ulog_size diag_listener_ulog_size diag_sendbuf_dbg_ulog_size diag_mpd_drain_timer_len diag_mpd_buf_commit_thresh_per diag_mpd_buf_drain_thresh_per diag_event_timer_len diag_event_rpt_pkt_len_size diag_event_rpt_pkt_size diag_drain_timer_len diag_event_send_max diag_event_heap_size diag_ctrl_send_buf_size diag_ctrl_read_buf_size diag_cmd_read_buf_size diag_event_sec_heap_size diag_dci_read_buf_size diag_rsp_heap_size diag_heap_size diag_f3_trace_buf_size diag_buf_size diag_rsp_alloc_retry_timer_len diag_mask_notify_timer_len diag_tx_sleep_threshold_default diag_tx_sleep_time_default diag_core_pd_drain_threshold diag_sio_timeout_timer_len diag_cmd_read_tout_timer_len diag_max_active_listeners diag_many_drain_per_mark diag_few_drain_per_mark diag_hdlc_pad_len diag_stress_task_sleep_complete diag_buf_commit_threshold diag_buffer_default_lock_state diag_drop_flow_cnt_incr diag_drop_per_step_max diag_drop_per_threshold_max diag_deferrable_timer diag_deferrable_timer_ex diag_send_data_buf_size_max diag_min_send_data_size diag_msg_fmt_str_arg_size diag_f3_trace_time diag_ctrl_my_proc_id diag_my_proc_id diag_stm_proc_mask diag_max_send_buf_cnt diag_event_rpt_pkt_len_size_nrt diag_event_rpt_pkt_size_nrt diag_event_send_max_nrt diag_event_timer_len_nrt diag_tx_sleep_threshold_nrt diag_tx_sleep_time_nrt diag_drain_timer_len_nrt diagbuf_commit_threshold_nrt diag_mpd_commit_thresh_nrt_per diag_uimage_drain_timer_len diag_uimage_buf_high_per_wm diag_uimage_f3_trace_buf_size diag_uimage_pool diag_uimage_test_pool diag_early_log_control diag_early_log_mask diag_early_event_mask diag_early_message_mask diag_f3_trace_control diag_f3_trace_detail_mask diag_f3_trace_version qcom,prm-query qcom,prm-publish-rsrcs qcom,prm-rsrc-alias qcom,prm-vreg qcom,prm-control qcom,prm-type qcom,pm-index qcom,pm-sid qcom,pm-bid qcom,prm-clock pam-name pam-mode-count pam-supply pam-modes THREAD_NUMBER OVERHANG_VOTE_TIMEOUT_MS DEBUG_LEVEL baseAddr physAddr coreId pwrDomain coreClockInstances masterBusPortInstances slaveBusPortInstances numInstances memId clkId clkType clkCntlType clkName clkSrcId memoryId portConnection busClk regProgClocks icbarbMaster accessPort icbarbSlave masterPort slavePort pwrDomainName pwrDomainType intrReinitTrigger intrReinitDone securityClocks clientNum routes hw_instance masterIcbPort slaveIcbPort min index0 index1 index2 index3 index4 index5 index6 index7 index8 index9 index10 soc ipcc_mproc ipcc_compute_l0 ipcc_compute_l1 ipcc_periph ipcc_fence ipcc_legacy SystemTimer WakeUpTimer tlmm ibi_i3c_qup1_se4_scl ibi_i3c_qup1_se4_sda ibi_i3c_qup1_se7_scl ibi_i3c_qup1_se7_sda ibi_i3c_qup2_se0_scl ibi_i3c_qup2_se0_sda ibi_i3c_qup2_se1_scl ibi_i3c_qup2_se1_sda ibi_i3c_qup3_se1_scl ibi_i3c_qup3_se1_sda ibi_i3c_qup3_se2_scl ibi_i3c_qup3_se2_sda ibi_i3c_qup4_se0_scl ibi_i3c_qup4_se0_sda ibi_i3c_qup4_se1_scl ibi_i3c_qup4_se1_sda ibi_i3c_qup4_se2_scl ibi_i3c_qup4_se2_sda qup1_se0_l0 qup1_se0_l1 qup1_se0_l2 qup1_se0_l3 qup1_se1_l0 qup1_se1_l1 qup1_se1_l2 qup1_se1_l3 qup1_se2_l0 qup1_se2_l1 qup1_se2_l2 qup1_se2_l3 qup1_se2_l4 qup1_se2_l5 qup1_se2_l6 qup1_se3_l0 qup1_se3_l1 qup1_se3_l2 qup1_se3_l3 qup1_se4_l0 qup1_se4_l1 qup1_se4_l2 qup1_se4_l3 qup1_se5_l0 qup1_se5_l1 qup1_se5_l2 qup1_se5_l3 qup1_se6_l0 qup1_se6_l1 qup1_se6_l2 qup1_se6_l3 qup1_se7_l0 qup1_se7_l1 qup1_se7_l2 qup1_se7_l3 qup2_se0_l0 qup2_se0_l1 qup2_se0_l2 qup2_se0_l3 qup2_se1_l0 qup2_se1_l1 qup2_se1_l2 qup2_se1_l3 qup2_se2_l0 qup2_se2_l1 qup2_se2_l2 qup2_se2_l3 qup2_se3_l0 qup2_se3_l1 qup2_se3_l2 qup2_se3_l3_mira qup2_se3_l3_mirb qup2_se4_l0 qup2_se4_l1 qup2_se4_l2 qup2_se4_l3 qup3_se0_l0 qup3_se0_l1 qup3_se0_l2 qup3_se0_l3 qup3_se1_l0 qup3_se1_l1 qup3_se1_l2 qup3_se1_l3 qup3_se1_l4 qup3_se1_l5 qup3_se1_l6 qup3_se2_l0 qup3_se2_l1 qup3_se2_l2 qup3_se2_l3 qup3_se3_l0 qup3_se3_l1 qup3_se3_l2 qup3_se3_l3 qup3_se4_l0 qup3_se4_l1 qup3_se4_l2 qup3_se4_l3 qup3_se5_l0 qup3_se5_l1 qup3_se5_l2 qup3_se5_l3 qup4_se0_l0 qup4_se0_l1 qup4_se0_l2 qup4_se0_l3 qup4_se1_l0 qup4_se1_l1 qup4_se1_l2 qup4_se1_l3 qup4_se2_l0 qup4_se2_l1 qup4_se2_l2 qup4_se2_l3 qup4_se3_l0 qup4_se3_l1 qup4_se3_l2 qup4_se3_l3_mira qup4_se3_l3_mirb qup4_se4_l0 qup4_se4_l1 qup4_se4_l2 qup4_se4_l3_mira qup4_se4_l3_mirb top_qup1_se0_i2c_active top_qup1_se0_i2c_sleep top_qup1_se0_spi_active top_qup1_se0_spi_sleep top_qup1_se0_uart_active top_qup1_se0_uart_sleep top_qup1_se1_i2c_active top_qup1_se1_i2c_sleep top_qup1_se1_spi_active top_qup1_se1_spi_sleep top_qup1_se1_uart_active top_qup1_se1_uart_sleep top_qup1_se2_i2c_active top_qup1_se2_i2c_sleep top_qup1_se2_spi_active top_qup1_se2_spi_sleep top_qup1_se2_uart_active top_qup1_se2_uart_sleep top_qup1_se3_i2c_active top_qup1_se3_i2c_sleep top_qup1_se3_spi_active top_qup1_se3_spi_sleep top_qup1_se3_uart_active top_qup1_se3_uart_sleep top_qup1_se4_i2c_active top_qup1_se4_i2c_sleep top_qup1_se4_i3c_active top_qup1_se4_i3c_sleep top_qup1_se4_i3c_ibi_active top_qup1_se4_i3c_ibi_sleep top_qup1_se4_spi_active top_qup1_se4_spi_sleep top_qup1_se4_uart_active top_qup1_se4_uart_sleep top_qup1_se5_i2c_active top_qup1_se5_i2c_sleep top_qup1_se5_spi_active top_qup1_se5_spi_sleep top_qup1_se5_uart_active top_qup1_se5_uart_sleep top_qup1_se6_i2c_active top_qup1_se6_i2c_sleep top_qup1_se6_spi_active top_qup1_se6_spi_sleep top_qup1_se6_uart_active top_qup1_se6_uart_sleep top_qup1_se7_i2c_active top_qup1_se7_i2c_sleep top_qup1_se7_i3c_active top_qup1_se7_i3c_sleep top_qup1_se7_i3c_ibi_active top_qup1_se7_i3c_ibi_sleep top_qup1_se7_spi_active top_qup1_se7_spi_sleep top_qup1_se7_uart_active top_qup1_se7_uart_sleep top_qup2_se0_i2c_active top_qup2_se0_i2c_sleep top_qup2_se0_i3c_active top_qup2_se0_i3c_sleep top_qup2_se0_i3c_ibi_active top_qup2_se0_i3c_ibi_sleep top_qup2_se0_spi_active top_qup2_se0_spi_sleep top_qup2_se0_uart_active top_qup2_se0_uart_sleep top_qup2_se1_i2c_active top_qup2_se1_i2c_sleep top_qup2_se1_i3c_active top_qup2_se1_i3c_sleep top_qup2_se1_i3c_ibi_active top_qup2_se1_i3c_ibi_sleep top_qup2_se1_spi_active top_qup2_se1_spi_sleep top_qup2_se1_uart_active top_qup2_se1_uart_sleep top_qup2_se2_i2c_active top_qup2_se2_i2c_sleep top_qup2_se2_spi_active top_qup2_se2_spi_sleep top_qup2_se2_uart_active top_qup2_se2_uart_sleep top_qup2_se3_i2c_active top_qup2_se3_i2c_sleep top_qup2_se3_spi_active top_qup2_se3_spi_sleep top_qup2_se3_uart_active top_qup2_se3_uart_sleep top_qup2_se4_i2c_active top_qup2_se4_i2c_sleep top_qup2_se4_spi_active top_qup2_se4_spi_sleep top_qup2_se4_uart_active top_qup2_se4_uart_sleep top_qup3_se0_i2c_active top_qup3_se0_i2c_sleep top_qup3_se0_spi_active top_qup3_se0_spi_sleep top_qup3_se0_uart_active top_qup3_se0_uart_sleep top_qup3_se1_i2c_active top_qup3_se1_i2c_sleep top_qup3_se1_i3c_active top_qup3_se1_i3c_sleep top_qup3_se1_i3c_ibi_active top_qup3_se1_i3c_ibi_sleep top_qup3_se1_spi_active top_qup3_se1_spi_sleep top_qup3_se1_uart_active top_qup3_se1_uart_sleep top_qup3_se2_i2c_active top_qup3_se2_i2c_sleep top_qup3_se2_i3c_active top_qup3_se2_i3c_sleep top_qup3_se2_i3c_ibi_active top_qup3_se2_i3c_ibi_sleep top_qup3_se2_spi_active top_qup3_se2_spi_sleep top_qup3_se2_uart_active top_qup3_se2_uart_sleep top_qup3_se3_i2c_active top_qup3_se3_i2c_sleep top_qup3_se3_spi_active top_qup3_se3_spi_sleep top_qup3_se3_uart_active top_qup3_se3_uart_sleep top_qup3_se4_i2c_active top_qup3_se4_i2c_sleep top_qup3_se4_spi_active top_qup3_se4_spi_sleep top_qup3_se4_uart_active top_qup3_se4_uart_sleep top_qup3_se5_i2c_active top_qup3_se5_i2c_sleep top_qup3_se5_spi_active top_qup3_se5_spi_sleep top_qup3_se5_uart_active top_qup3_se5_uart_sleep top_qup4_se0_i2c_active top_qup4_se0_i2c_sleep top_qup4_se0_i3c_active top_qup4_se0_i3c_sleep top_qup4_se0_i3c_ibi_active top_qup4_se0_i3c_ibi_sleep top_qup4_se0_spi_active top_qup4_se0_spi_sleep top_qup4_se0_uart_active top_qup4_se0_uart_sleep top_qup4_se1_i2c_active top_qup4_se1_i2c_sleep top_qup4_se1_i3c_active top_qup4_se1_i3c_sleep top_qup4_se1_i3c_ibi_active top_qup4_se1_i3c_ibi_sleep top_qup4_se1_spi_active top_qup4_se1_spi_sleep top_qup4_se1_uart_active top_qup4_se1_uart_sleep top_qup4_se2_i2c_active top_qup4_se2_i2c_sleep top_qup4_se2_i3c_active top_qup4_se2_i3c_sleep top_qup4_se2_i3c_ibi_active top_qup4_se2_i3c_ibi_sleep top_qup4_se2_spi_active top_qup4_se2_spi_sleep top_qup4_se2_uart_active top_qup4_se2_uart_sleep top_qup4_se3_i2c_active top_qup4_se3_i2c_sleep top_qup4_se3_spi_active top_qup4_se3_spi_sleep top_qup4_se3_uart_active top_qup4_se3_uart_sleep top_qup4_se4_i2c_active top_qup4_se4_i2c_sleep top_qup4_se4_spi_active top_qup4_se4_spi_sleep top_qup4_se4_uart_active top_qup4_se4_uart_sleep lpi_tlmm ssc_tlmm ssc_gpio_10_clk ssc_gpio_11_clk ssc_gpio_12_clk ssc_gpio_13_clk ssc_gpio_14_clk ssc_gpio_15_clk ssc_gpio_18_clk ssc_gpio_19_clk ssc_gpio_26_clk ssc_gpio_27_clk ssc_gpio_30_clk ssc_gpio_31_clk ssc_gpio_32_clk ssc_gpio_33_clk ssc_gpio_34_clk ssc_gpio_35_clk ssc_gpio_38_clk ssc_gpio_39_clk ssc_gpio_6_clk ssc_gpio_7_clk ssc_qup0_se0_l0 ssc_qup0_se0_l1 ssc_qup0_se1_l0 ssc_qup0_se1_l1 ssc_qup0_se2_l0 ssc_qup0_se2_l1 ssc_qup0_se2_l2 ssc_qup0_se2_l3 ssc_qup0_se2_l4 ssc_qup0_se2_l5 ssc_qup0_se3_l0 ssc_qup0_se3_l1 ssc_qup0_se4_l0 ssc_qup0_se4_l1 ssc_qup0_se4_l2 ssc_qup0_se4_l3 ssc_qup0_se4_l4 ssc_qup0_se4_l5 ssc_qup0_se5_l0 ssc_qup0_se5_l1 ssc_qup0_se5_l2 ssc_qup0_se5_l3 ssc_qup0_se6_l0 ssc_qup0_se6_l1 ssc_qup0_se6_l2 ssc_qup0_se6_l3 ssc_qup0_se7_l0 ssc_qup0_se7_l1 ssc_qup0_se7_l2 ssc_qup0_se7_l3 ssc_qup1_se0_l0 ssc_qup1_se0_l1 ssc_qup1_se1_l0 ssc_qup1_se1_l1 ssc_qup1_se2_l0 ssc_qup1_se2_l1 ssc_qup1_se2_l2 ssc_qup1_se2_l3 ssc_qup1_se3_l0 ssc_qup1_se3_l1 ssc_qup1_se4_l0 ssc_qup1_se4_l1 ssc_qup1_se5_l0 ssc_qup1_se5_l1 ssc_qup1_se5_l2 ssc_qup1_se5_l3 ssc_qup1_se6_l0 ssc_qup1_se6_l1 ssc_qup1_se6_l2 ssc_qup1_se6_l3 ssc_qup1_se7_l0 ssc_qup1_se7_l1 qup_ssc0_se0_i2c_active qup_ssc0_se0_i2c_sleep qup_ssc0_se0_i3c_active qup_ssc0_se0_i3c_sleep qup_ssc0_se0_i3c_ibi_active qup_ssc0_se0_i3c_ibi_sleep qup_ssc0_se1_i2c_active qup_ssc0_se1_i2c_sleep qup_ssc0_se1_i3c_active qup_ssc0_se1_i3c_sleep qup_ssc0_se1_i3c_ibi_active qup_ssc0_se1_i3c_ibi_sleep qup_ssc0_se2_i2c_active qup_ssc0_se2_i2c_sleep qup_ssc0_se2_i3c_active qup_ssc0_se2_i3c_sleep qup_ssc0_se2_i3c_ibi_active qup_ssc0_se2_i3c_ibi_sleep qup_ssc0_se2_spi_active qup_ssc0_se2_spi_sleep qup_ssc0_se2_spi_3w_sleep qup_ssc0_se2_spi_3w_active qup_ssc0_se3_i2c_active qup_ssc0_se3_i2c_sleep qup_ssc0_se3_i3c_active qup_ssc0_se3_i3c_sleep qup_ssc0_se3_i3c_ibi_active qup_ssc0_se3_i3c_ibi_sleep qup_ssc0_se4_i2c_active qup_ssc0_se4_i2c_sleep qup_ssc0_se4_spi_active qup_ssc0_se4_spi_sleep qup_ssc0_se4_spi_3w_active qup_ssc0_se4_spi_3w_sleep qup_ssc0_se5_i2c_active qup_ssc0_se5_i2c_sleep qup_ssc0_se5_spi_active qup_ssc0_se5_spi_sleep qup_ssc0_se5_spi_3w_active qup_ssc0_se5_spi_3w_sleep qup_ssc0_se5_uart_active qup_ssc0_se5_uart_sleep qup_ssc0_se6_i2c_active qup_ssc0_se6_i2c_sleep qup_ssc0_se6_i3c_active qup_ssc0_se6_i3c_sleep qup_ssc0_se6_i3c_ibi_active qup_ssc0_se6_i3c_ibi_sleep qup_ssc0_se6_uart_active qup_ssc0_se6_uart_sleep qup_ssc0_se7_i2c_active qup_ssc0_se7_i2c_sleep qup_ssc0_se7_uart_active qup_ssc0_se7_uart_sleep qup_ssc1_se0_i2c_active qup_ssc1_se0_i2c_sleep qup_ssc1_se0_i3c_active qup_ssc1_se0_i3c_sleep qup_ssc1_se0_i3c_ibi_active qup_ssc1_se0_i3c_ibi_sleep qup_ssc1_se1_i2c_active qup_ssc1_se1_i2c_sleep qup_ssc1_se1_i3c_active qup_ssc1_se1_i3c_sleep qup_ssc1_se1_i3c_ibi_active qup_ssc1_se1_i3c_ibi_sleep qup_ssc1_se2_i2c_active qup_ssc1_se2_i2c_sleep qup_ssc1_se2_i3c_active qup_ssc1_se2_i3c_sleep qup_ssc1_se2_i3c_ibi_active qup_ssc1_se2_i3c_ibi_sleep qup_ssc1_se2_spi_active qup_ssc1_se2_spi_sleep qup_ssc1_se2_spi_3w_active qup_ssc1_se2_spi_3w_sleep qup_ssc1_se3_i2c_active qup_ssc1_se3_i2c_sleep qup_ssc1_se3_i3c_active qup_ssc1_se3_i3c_sleep qup_ssc1_se3_i3c_ibi_active qup_ssc1_se3_i3c_ibi_sleep qup_ssc1_se4_i2c_active qup_ssc1_se4_i2c_sleep qup_ssc1_se5_i2c_active qup_ssc1_se5_i2c_sleep qup_ssc1_se5_spi_active qup_ssc1_se5_spi_sleep qup_ssc1_se5_spi_3w_active qup_ssc1_se5_spi_3w_sleep qup_ssc1_se6_i2c_active qup_ssc1_se6_i2c_sleep qup_ssc1_se6_i3c_active qup_ssc1_se6_i3c_sleep qup_ssc1_se6_i3c_ibi_active qup_ssc1_se6_i3c_ibi_sleep qup_ssc1_se6_uart_active qup_ssc1_se6_uart_sleep qup_ssc1_se7_i2c_active qup_ssc1_se7_i2c_sleep vdd_mxa vdd_mxc vdd_cx vdd_lpi_mx vdd_lpi_cx systemcache0 gcc hpass_q6_cc lpass_aon_cc lpass_aon_mx_cc lpass_audio_cc lpass_lpmla_cc scc lpass_cesta spmi_bus pmk8850_0 therm_table spmi_bus1 intc ibi_top_0_cfg ibi_top_1_cfg ibi_top_2_cfg ibi_top_3_cfg ibi_top_4_cfg ibi_top_5_cfg ibi_top_6_cfg ibi_top_7_cfg ibi_top_8_cfg ibi_top_9_cfg ibi_top_10_cfg ssc_ibi_cd_domains ibi_ssc_0_cfg ibi_ssc_1_cfg ibi_ssc_2_cfg ibi_ssc_3_cfg ibi_ssc_4_cfg ibi_ssc_5_cfg ibi_ssc_6_cfg ibi_ssc_7_cfg ibi_ssc_8_cfg ibi_ssc_9_cfg tpath_stm in_fun0_in_fun0_cxatbfunnel aoss_apb_fun0 lpass_lpi_audio_hm_dl_tpda lpass_lpi_ssc_dl_tpda sw B1B_E0 L1B_E0 L2B_E0 L18B_E0 L3D_E0 L4D_E0 L1I_E0 L5N_E1 LS1B_E0 LS2B_E0 LS3B_E0 LS4B_E0 pam pcie0 � �� 8 8 d ( � , qcom,hawi qcom,hawi board-id ,audio_process-hawi-1.0-adsp 6 � soc @ cxstmtrace@16000000 qcom,stmtrace H L � V @ lpistmtrace@7900000 qcom,stmtrace H� L � V @ sw @ core mproc qmi qcsi qcom,qmi_qcsi_user_pd_config qmi_qcsi_ping_server_config ` k ! debugtools tms_diag qcom,tms_diag w � eic qcom,eic � � � Z version_tbl qcom,image_version_tbl_idx � power qdsp_pm pd qcom,pd-audio-process � debugtrace qcom,debugtrace � services tuna memheap qcom,memheap � diag qcom,audio_user_diagcfg diagcfg_cmd � g i = 6 Q e � � � � � diagcfg_param � � � � 4 P � h 2 | � � � � � � � 1 K � ^ n � �AUDIO_ISLAND_TCM_PHYSPOOL �QSH_ISLAND_POOL __symbols__ �/soc �/sw model compatible #address-cells #size-cells proc-name chip-info phandle reg base_port num_ports service_id instance_id image_id eic_crash_enable eic_crash_type eic_crash_delay image_idx QDI_QDSP_PM_USER_ID qdss_service_id amss_heap_caller_level diag_test_cmd_f diag_v2_test_cmd_f diag_legacy_health_count_base diag_ulogdiag_processor_id diag_subsys_id_base diag_lsm_cmd_reg_test_base diag_get_set_drain_param diag_f3_trace_set_config diag_health_stats_base diag_err_ulog_size diag_debug_ulog_size diag_qdss_ulog_size diag_logtracker_ulog_size diag_event_timer_len diag_event_rpt_pkt_len_size diag_event_rpt_pkt_size diag_event_send_max diag_multipd_buf_size diag_multipd_event_heap_size diag_send_buf_size_data_userpd diag_lsm_stack_size diag_stress_task_sleep_complete diag_deferrable_timer diag_deferrable_timer_ex diag_msg_fmt_str_arg_size diag_task_priority diag_my_proc_id diag_uimage_mpd_buf_size diag_uimage_f3_trace_buf_size diag_uimage_pool diag_uimage_test_pool soc sw � �� p 8 � ( � � qcom,hawi qcom,hawi board-id ,qsh_process-hawi-1.0-adsp 6 � soc @ cxstmtrace@16000000 qcom,stmtrace H L @ V @ lpistmtrace@7900000 qcom,stmtrace H� L @ V @ sw @ core mproc qmi qcsi qcom,qmi_qcsi_user_pd_config qmi_qcsi_ping_server_config ` k " products sdcloader qcom,sdcloader sdc_params w < � � � � � � �b sdc_physpool �p � ��P debugtools tms_diag qcom,tms_diag ( � eic qcom,eic 1 B Q Z version_tbl qcom,image_version_tbl_idx a power qdsp_pm pd qcom,pd-qsh-process k debugtrace qcom,debugtrace services tuna memheap qcom,memheap � diag qcom,sensor_user_diagcfg diagcfg_cmd � h � j � = � 1 J c' diagcfg_param z � � � � � � � 2 - � C ` � � � � � � � 8 VQSH_ISLAND_POOL gQSH_ISLAND_POOL qup_user_pd_feature qcom,sw-qup-user-pd-controller } __symbols__ �/soc �/sw model compatible #address-cells #size-cells proc-name chip-info phandle reg base_port num_ports service_id instance_id wdog_irq_num err_irq_num code_ram_addr data_ram_addr code_ram_size data_ram_size pram_addr ssc_sdc_physpool_addr ssc_sdc_physpool_size ipcmem_physpool_addr ipcmem_physpool_size image_id eic_crash_enable eic_crash_type eic_crash_delay image_idx QDI_QDSP_PM_USER_ID qdss_service_id amss_heap_caller_level diag_test_cmd_f diag_v2_test_cmd_f diag_legacy_health_count_base diag_ulogdiag_processor_id diag_subsys_id_base diag_lsm_cmd_reg_test_base diag_get_set_drain_param diag_f3_trace_set_config diag_health_stats_base diag_err_ulog_size diag_debug_ulog_size diag_qdss_ulog_size diag_logtracker_ulog_size diag_event_timer_len diag_event_rpt_pkt_len_size diag_event_rpt_pkt_size diag_event_send_max diag_multipd_buf_size diag_multipd_event_heap_size diag_send_buf_size_data_userpd diag_lsm_stack_size diag_stress_task_sleep_complete diag_deferrable_timer diag_deferrable_timer_ex diag_msg_fmt_str_arg_size diag_task_priority diag_my_proc_id diag_uimage_mpd_buf_size diag_uimage_f3_trace_buf_size diag_uimage_pool diag_uimage_test_pool user_pd_island_enabled soc sw � �� � 8 ( ( � � qcom,hawi qcom,hawi board-id ,ois_process-hawi-1.0-adsp 6 � soc @ SFE_PSC_SHARED_MEMORY@8600000 H` qcom,psc-sfe L _ p � cxstmtrace@16000000 qcom,stmtrace H � � � @ sw @ core mproc qmi qcsi qcom,qmi_qcsi_user_pd_config qmi_qcsi_ping_server_config � � $ debugtools tms_diag qcom,tms_diag � P eic qcom,eic � � � Z version_tbl qcom,image_version_tbl_idx � power qdsp_pm pd qcom,pd-ois-process debugtrace qcom,debugtrace services tuna memheap qcom,memheap * diag qcom,ois_user_diagcfg diagcfg_cmd A { Q | d = � � � � � � diagcfg_param ( = Q k � � � � � 2 � � � � � . � N d } � � � __symbols__ �/soc �/sw model compatible #address-cells #size-cells proc-name chip-info phandle reg qupc_sh_mem_offset qupc_sh_mem_size vendor_sh_mem_offset vendor_sh_mem_size base_port num_ports service_id instance_id image_id eic_crash_enable eic_crash_type eic_crash_delay image_idx QDI_QDSP_PM_USER_ID qdss_service_id amss_heap_caller_level diag_test_cmd_f diag_v2_test_cmd_f diag_legacy_health_count_base diag_ulogdiag_processor_id diag_subsys_id_base diag_lsm_cmd_reg_test_base diag_get_set_drain_param diag_f3_trace_set_config diag_health_stats_base diag_err_ulog_size diag_debug_ulog_size diag_qdss_ulog_size diag_logtracker_ulog_size diag_event_timer_len diag_event_rpt_pkt_len_size diag_event_rpt_pkt_size diag_event_send_max diag_multipd_buf_size diag_multipd_event_heap_size diag_send_buf_size_data_userpd diag_lsm_stack_size diag_stress_task_sleep_complete diag_deferrable_timer diag_deferrable_timer_ex diag_msg_fmt_str_arg_size diag_task_priority diag_my_proc_id soc sw � � h S #� VU �Se _t Q�(LNv�f���nxe�2Z�;��a"f&.�iV� �U��ە�F�[#Nbrp�c���� ж�ّndSV�-)iyT?0>�SA ��wW>� 0e1 ��*1�-��T)4_ ��v\ӓ�cK���xr6�;��D���9�[�0bs\Z�:zj�����������$��ƲĔ��|/���1�r�h=x��Z 0��0�:�0 *�H�=0��1 0 UUS1,0*U#SECTOOLS SECP384R1 CURVE TEST ROOT010U San Diego10U QUALCOMM10U CDMA Technologies1200U )General Use Test Key 0 (for testing only)0 260713161512Z 460708161512Z0f1 0 UUS10U California10USecTools Test User10U SecTools10U San Diego0v0*�H�=+� "b �ц }��P/��@:5j�}��<b����z��y�� �����0�c����(�.{�� w�jyH��e�V���� �g�� 6{ ��5۷(h�ݣo0m0 U #0���w���DM2�@tXϙ�L�0 U 0 0 U �0U % 0 +0 U of�`?��p< J�Z�i�p0 *�H�=i 0f1 �g���^����@IJ�B%�/I���u,X6( �L��� ̴4�* 1 � �c'���n;l���V�;�I�sUL�N�u� �ya� ���Zt���0��0�u�0 *�H�=0��1 0 UUS1+0)U"SECTOOLS SECP384R1 CURVE TEST ROOT10U San Diego10U QUALCOMM10U CDMA Technologies100.U 'General Use Test Key (for testing only)0 160321215215Z 360316215215Z0��1 0 UUS1,0*U#SECTOOLS SECP384R1 CURVE TEST ROOT010U San Diego10U QUALCOMM10U CDMA Technologies1200U )General Use Test Key 0 (for testing only)0v0*�H�=+� "b �T�}� �I%���O�[�H���p� ���]�� f�{�I/C#�9g@�q�Kx�?jE���yAs�Ԝh�'�$,���H pe���y�py�P5��`0^0 U #0�o�q�'�� s� ֟>q�b0 U ��w���DM2�@tXϙ�L�0U 0� 0 U 0 *�H�=i 0f1 � _H��9<�}��� ͣ�����b�:v࣮^6��+<�[ ��61 �ft���Wzcv�ž�$��ֱ(9� � @� n���)f��>�F�߲40��0�N�0 *�H�=0��1 0 UUS1+0)U"SECTOOLS SECP384R1 CURVE TEST ROOT10U San Diego10U QUALCOMM10U CDMA Technologies100.U 'General Use Test Key (for testing only)0 160321215211Z 360316215211Z0��1 0 UUS1+0)U"SECTOOLS SECP384R1 CURVE TEST ROOT10U San Diego10U QUALCOMM10U CDMA Technologies100.U 'General Use Test Key (for testing only)0v0*�H�=+� "b 3��x�~� �ҩ���/פ{���Py�jh`��7_�줎��j^��K1o�$�lTg ]���ء�[�SQ�q6 /�PZ����o�T:ާ�%i�1>}���`�<0:0 U o�q�'�� s� ֟>q�b0 U 0�0 U 0 *�H�=h 0e0u�(�C9�u���T(&�\�L<�t���Bv���ɿ�xJ��܀s6U�1 �H�/�h#8o&& �� ��> Ga���T�)��,$� ��W�������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������